AIDA
GELINA
BRIKEN
nToF
CRIB
ISOLDE
CIRCE
nTOFCapture
DESPEC
DTAS
EDI_PSA
179Ta
CARME
StellarModelling
DCF
K40
AIDA
Draft saved at 00:00:00
Fields marked with
*
are required
Entry time:
Sat Mar 29 12:30:58 2025
Author
*
:
Subject
*
:
> > 11.00 Restore power to AIDA following Saturday's shutdoen in preparation for the planned maintenance > > outage on Sunday. > > > > Restart Julabo FL11006 chiller - set point +20 deg C > > Restart AIDA > > > > Temperature +24.3 deg C, DP +15.2 deg C, RH 57.5% > > > > DSSSD #1-6 bias - see attachments 1-2 > > > > FEE64 temperatures - attachment 3 > > > > System-wide checks - see attachments 4-8 > > Note SYNC pulses received by *all* slave FEE64s = SYNC pulses sent by master FEE64 (nnaida6) > > > > 11.35 R6 starts > > slow comparator 0x10 > > LEC/MEC fast comparator 0x10 > > > > All FEE64 discriminator masks -> 0x0 > > > > observe very high rates (~400-500kHz/FEE64) from majority ofp+n junction FEE64s > > > > LEC/MEC fast comparator -> 0xff > > > > 18.45 DAQ running OK > > No merger error messages since change of LEC/MEC fast comparator threshold -> 0xff > > Offline analysis of R6_79 confirms that all FEE64s are synchronised > > > > Added correlation trigger input > > BNC PB-4 Pulser trigger output -> Ortec SCA + NIM output width 0.5us -> LeCroy 429A -> root MACB trigger > > #4 input > > > > 21.05 R7 starts > > > > Attachments 9-16 show FEE64 temperatures and results of each system-wide check. > > > > Note the result of the Master Timestamp Control -> Check Clock Lock States > > indicating clock state *not* locked > > > > slow comparator 0x10 > > LEC/MEC fast comparator 0xff > > All FEE64 discriminator masks -> 0x0 > > The status is OK. I changed the system wide check to reflect the new value but forgot about the individual check. > I will update the software. > Note attachment 5 shows all is well. > > Updated version of /MIDAS/TclHttpd/Html/AIDA/MasterTS/MasterTS.tcl installed with correction.
Encoding
:
HTML
ELCode
plain
Suppress Email notification
Attachment 1:
Drop attachments here...
Draft saved at 00:00:00
ELOG V3.1.4-unknown