ELOG - WR timestamp fail aida05 & aida07

AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40

AIDA

Message ID: 938 Entry time: Mon Dec 11 11:05:27 2023

Author:	TD
Subject:	WR timestamp fail aida05 & aida07

MACB config 
1x level 0
4x level 1

Problem appears to related to level 1 MACB #3 ( 3 of 4 ). Transferring FEE64 inputs to MACB #4 appears to fix the problem.

Assume this means either MACB #3 or the cable to it from level 0 is the problem?

Attachment 1:

Screenshot_from_2023-12-11_12-04-59.png 203 kB | Hide | Hide all

Attachment 2:

Screenshot_from_2023-12-11_12-04-44.png 123 kB | Hide | Hide all

Attachment 3:

Screenshot_from_2023-12-11_12-04-40.png 132 kB | Hide | Hide all

Attachment 4:

Screenshot_from_2023-12-11_12-04-35.png 123 kB | Hide | Hide all

Attachment 5:

Screenshot_from_2023-12-11_12-04-29.png 134 kB | Hide | Hide all

Attachment 6:

Screenshot_from_2023-12-11_12-07-18.png 177 kB | Hide | Hide all

Attachment 7:

Screenshot_from_2023-12-11_12-07-14.png 167 kB | Hide | Hide all

Attachment 8:

Screenshot_from_2023-12-11_12-07-09.png 182 kB | Hide | Hide all

Attachment 9:

Screenshot_from_2023-12-11_12-06-27.png 125 kB | Hide | Hide all

Attachment 10:

Screenshot_from_2023-12-11_12-04-29.png 134 kB | Hide | Hide all

Attachment 11:

Screenshot_from_2023-12-11_12-58-24.png 200 kB | Hide | Hide all

ELOG V3.1.4-unknown