AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40
  CARME  ELOG logo
Message ID: 237     Entry time: Tue Feb 22 14:32:04 2022
Author: David, Yury 
Subject: Current status 

Merger, Tape server (WS3) checks: DONE, writing ~1 MB/s, refreshing is fine

Leakage current (WS4): 3.48 uA , stable current

DAQ (WS2): temperature checked,

     - clock status:
Clock status test result: Passed 5, Failed 0

Understand status as follows
Status bit 3 : firmware PLL that creates clocks from external clock not locked
Status bit 2 : always logic '1'
Status bit 1 : LMK3200(2) PLL and clock distribution chip not locked to external clock
Status bit 0 : LMK3200(1) PLL and clock distribution chip not locked to external clock
If all these bits are not set then the operation of the firmware is unreliable

     -  adc calibration:
Calibration test result: Passed 5, Failed 0

If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module

   - white rabbit check:

         Base         Current     Difference
aida01 fault      0xc228 :      0xc272 :      74  
aida02 fault      0x5e98 :      0x5edf :      71  
aida03 fault      0x92d3 :      0x931d :      74  
aida04 fault      0x7a92 :      0x7adc :      74  
aida05 fault      0xedc0 :      0xedcc :      12  
White Rabbit error counter test result: Passed 0, Failed 5

Understand the status reports as follows:-
Status bit 3 : White Rabbit decoder detected an error in the received data
Status bit 2 : Firmware registered WR error, no reload of Timestamp
Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR

DAQ (WS2): everything ok

Online monitoring (WS 5): done; first shots with something?

 

 

Attachment 1: merger15.png  127 kB  | Hide | Hide all
merger15.png
Attachment 2: 2022-02-22_15-35-14-tape.png  121 kB  | Hide | Hide all
2022-02-22_15-35-14-tape.png
Attachment 3: 2022-02-22_15-39-40c.png  24 kB  | Hide | Hide all
2022-02-22_15-39-40c.png
Attachment 4: 2022-02-22_15-42-27t.png  112 kB  | Hide | Hide all
2022-02-22_15-42-27t.png
Attachment 5: 2022-02-22_15-52-35-goodevents.png  103 kB  | Hide | Hide all
2022-02-22_15-52-35-goodevents.png
Attachment 6: 2022-02-22_15-57-02adc.png  103 kB  | Hide | Hide all
2022-02-22_15-57-02adc.png
Attachment 7: 2022-02-22_16-11-21correla.png  102 kB  | Hide | Hide all
2022-02-22_16-11-21correla.png
Attachment 8: 2022-02-22_16-17-33spect.png  168 kB  | Hide | Hide all
2022-02-22_16-17-33spect.png
Attachment 9: 2022-02-22_16-26-36xytot.png  210 kB  | Hide | Hide all
2022-02-22_16-26-36xytot.png
Attachment 10: 2022-02-22_16-26-12xyrate.png  174 kB  | Hide | Hide all
2022-02-22_16-26-12xyrate.png
Attachment 11: 2022-02-22_16-25-03loweeytot.png  161 kB  | Hide | Hide all
2022-02-22_16-25-03loweeytot.png
Attachment 12: 2022-02-22_16-24-17-lowexto.png  161 kB  | Hide | Hide all
2022-02-22_16-24-17-lowexto.png
ELOG V3.1.4-unknown