AIDA
GELINA
BRIKEN
nToF
CRIB
ISOLDE
CIRCE
nTOFCapture
DESPEC
DTAS
EDI_PSA
179Ta
CARME
StellarModelling
DCF
K40
DESPEC
Draft saved at 00:00:00
Fields marked with
*
are required
Entry time:
Sat Mar 29 11:26:55 2025
Author
*
:
Subject
*
:
> 16.54 Pulser walkthrough > > ASIC settings 2019Dec19-16.19.51 > DSSSD#1 slow comparator 0xa > DSSSD#2 slow comparator 0xa > DSSSD#3 slow comparator 0xa > > BNC PB-5 Pulser > Amplitude1.0V > Attenuation x1 > Frequency 2Hz > tau_d 1ms > - polarity > Delay 250ns, tail pulse > > file NULL/R4 > > BNC PB-5 settings changed by terminal command line using the commands > > set rep rate 25 > set attenuation 5 > set amplitude 10 > set amplitude 9 > : > : > set amplitude 1 > set attenuation 1 > set rep rate 2 > > aida07 & aida08 1.8.L spectra - see attachment 1 > > 17.26 run ends OK file NULL/R4_27 > > 17.26 file NULL/R5 > > amplitudes 0.6, 1, 1.4, 1.8, 2.2, 2.6, 3 > > aida07 & aida08 1.8.L spectra - see attachment 2 > > 17.47 run ends OK NULL/R5_23 > > 17.53 system wide checks > > Clock status test result: Passed 12, Failed 0 > > Understand status as follows > Status bit 3 : firmware PLL that creates clocks from external clock not locked > Status bit 2 : always logic '1' > Status bit 1 : LMK3200(2) PLL and clock distribution chip not locked to external clock > Status bit 0 : LMK3200(1) PLL and clock distribution chip not locked to external clock > If all these bits are not set then the operation of the firmware is unreliable > > FEE64 module aida07 failed > Calibration test result: Passed 11, Failed 1 > > If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module > > White Rabbit error counter test result: Passed 12, Failed 0 > > Understand the status reports as follows:- > Status bit 3 : White Rabbit decoder detected an error in the received data > Status bit 2 : Firmware registered WR error, no reload of Timestamp > Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR > > > Base Current Difference > aida09 fault 0x0 : 0x1 : 1 > FPGA Timestamp error counter test result: Passed 11, Failed 1 > If any of these counts are reported as in error > The ASIC readout system has detected a timeslip. > That is the timestamp read from the time FIFO is not younger than the last > > > Returned 0 0 0 0 0 0 0 0 0 0 0 0 > Mem(KB) : 4 8 16 32 64 128 256 512 1k 2k 4k > aida01 : 16 11 3 2 0 2 4 2 3 4 11 : 58888 > aida02 : 7 11 4 2 0 4 3 2 3 3 7 : 40436 > aida03 : 38 7 7 2 6 4 1 3 3 3 6 : 36864 > aida04 : 19 10 5 2 1 3 1 4 2 4 15 : 74732 > aida05 : 30 5 4 3 2 3 4 3 3 4 15 : 76096 > aida06 : 24 4 3 3 1 4 2 3 2 4 7 : 41808 > aida07 : 22 7 11 7 1 6 3 4 3 3 6 : 37984 > aida08 : 13 7 5 2 1 4 3 3 1 4 6 : 36924 > aida09 : 33 9 10 6 4 4 2 2 2 4 6 : 37676 > aida10 : 15 7 7 1 1 3 1 3 2 3 7 : 39364 > aida11 : 30 13 8 3 4 4 3 3 3 3 6 : 37312 > aida12 : 17 9 4 3 2 3 2 2 3 3 7 : 40236 > > 17.57 Slow comparator 0xa -> 0x64 > BNC PB-5 Pulser OFF > > file NULL/R9 > alpha background > > FEE64 temperatures OK - see attachment 3 > statistics OK - see attachment 4 > DSSSD bias & leakage currents OK - see attachment 5 > tape server & merger - attachment 6 > > 11:31 13.04.21 > file NULL/R9 stopped for work in day > will resume alpha over night again > >
Encoding
:
HTML
ELCode
plain
Suppress Email notification
Attachment 1:
Drop attachments here...
Draft saved at 00:00:00
ELOG V3.1.4-unknown