AIDA
GELINA
BRIKEN
nToF
CRIB
ISOLDE
CIRCE
nTOFCapture
DESPEC
DTAS
EDI_PSA
179Ta
CARME
StellarModelling
DCF
K40
DESPEC
Draft saved at 00:00:00
Fields marked with
*
are required
Entry time:
Sat Mar 29 11:26:11 2025
Author
*
:
Subject
*
:
> > 19.37 per FEE64 rate spectra - attachments 1 & 2 > 1.8.L spectra - attachments 3 & 4 > 1.8.H spectra - attachments 5-8 > 1.8.W spectra - attachments 9 & 10 > > 20.42 DAQ contrinues file NULL/R30_233 > > > > Base Current Difference > aida05 fault 0x1a52 : 0x1a55 : 3 > aida06 fault 0x4f3e : 0x4f41 : 3 > aida07 fault 0x3bcd : 0x3bd7 : 10 > aida08 fault 0xc7c7 : 0xc7ca : 3 > White Rabbit error counter test result: Passed 8, Failed 4 > > Understand the status reports as follows:- > Status bit 3 : White Rabbit decoder detected an error in the received data > Status bit 2 : Firmware registered WR error, no reload of Timestamp > Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR > > > Base Current Difference > aida09 fault 0x0 : 0x1 : 1 > aida12 fault 0x0 : 0x4 : 4 > FPGA Timestamp error counter test result: Passed 10, Failed 2 > If any of these counts are reported as in error > The ASIC readout system has detected a timeslip. > That is the timestamp read from the time FIFO is not younger than the last > > ------- > 23:48 > Clock status test result: Passed 12, Failed 0 > > Understand status as follows > Status bit 3 : firmware PLL that creates clocks from external clock not locked > Status bit 2 : always logic '1' > Status bit 1 : LMK3200(2) PLL and clock distribution chip not locked to external clock > Status bit 0 : LMK3200(1) PLL and clock distribution chip not locked to external clock > If all these bits are not set then the operation of the firmware is unreliable > > > > FEE64 module aida06 failed > FEE64 module aida07 failed > FEE64 module aida10 failed > Calibration test result: Passed 9, Failed 3 > > If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module > > > Base Current Difference > aida05 fault 0x1a52 : 0x1a55 : 3 > aida06 fault 0x4f3e : 0x4f41 : 3 > aida07 fault 0x3bcd : 0x3bde : 17 > aida08 fault 0xc7c7 : 0xc7ca : 3 > White Rabbit error counter test result: Passed 8, Failed 4 > > Understand the status reports as follows:- > Status bit 3 : White Rabbit decoder detected an error in the received data > Status bit 2 : Firmware registered WR error, no reload of Timestamp > Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR > > > Base Current Difference > aida09 fault 0x0 : 0x1 : 1 > aida12 fault 0x0 : 0x7 : 7 > FPGA Timestamp error counter test result: Passed 10, Failed 2 > If any of these counts are reported as in error > The ASIC readout system has detected a timeslip. > That is the timestamp read from the time FIFO is not younger than the last > > Returned 0 0 0 0 0 0 0 0 0 0 0 0 > Mem(KB) : 4 8 16 32 64 128 256 512 1k 2k 4k > aida01 : 26 5 6 2 1 3 1 3 3 3 6 : 36336 > aida02 : 7 9 10 3 2 2 2 4 2 3 6 : 36068 > aida03 : 26 7 8 4 3 4 2 4 2 3 6 : 36448 > aida04 : 18 8 2 1 2 2 3 4 2 3 6 : 36168 > aida05 : 24 7 9 4 3 1 3 2 2 4 6 : 37352 > aida06 : 17 10 3 1 3 5 1 3 3 3 6 : 36644 > aida07 : 7 11 2 2 3 2 3 2 4 3 6 : 37268 > aida08 : 23 4 1 5 1 1 2 3 3 3 6 : 36332 > aida09 : 14 6 3 2 1 3 2 3 3 3 6 : 36504 > aida10 : 2 2 2 2 1 2 2 2 3 3 6 : 35768 > aida11 : 2 2 1 2 2 2 2 4 2 3 6 : 35816 > aida12 : 26 8 5 5 4 3 1 3 3 3 6 : 36632 > ----
Encoding
:
HTML
ELCode
plain
Suppress Email notification
Attachment 1:
Drop attachments here...
Draft saved at 00:00:00
ELOG V3.1.4-unknown