AIDA
GELINA
BRIKEN
nToF
CRIB
ISOLDE
CIRCE
nTOFCapture
DESPEC
DTAS
EDI_PSA
179Ta
CARME
StellarModelling
DCF
K40
DESPEC
Draft saved at 00:00:00
Fields marked with
*
are required
Entry time:
Sat Mar 29 11:26:41 2025
Author
*
:
Subject
*
:
<p> <table width="98%" align="center" cellspacing="1" style="border:1px solid #486090;"> <tbody> <tr> <td cellpadding="3px" style="background-color:#486090; font-weidht:bold; color:white;">Quote:</td></tr> <tr> <td cellpadding="10px" style="background-color:#FFFFB0;"><p>16:00 taking over from Muneerah</p> <p>16:15 - temp, ucesb, database, stats etc. look ok.</p> <p>16:41 - Nic restarting MBS</p> <p>17:05 - temp, ucesb, database, stats etc. look ok.</p> <p>17:43 - temp, ucesb, database, stats etc. look ok.</p> <p> </p> <p> </p> <p>18.10 - system wide checks. All same as previous checks - eg elog 264 + 266</p> <p>FEE64 module aida06 global clocks failed, 6<br /> Clock status test result: Passed 11, Failed 1</p> <p>Understand status as follows<br /> Status bit 3 : firmware PLL that creates clocks from external clock not locked<br /> Status bit 2 : always logic '1' <br /> Status bit 1 : LMK3200(2) PLL and clock distribution chip not locked to external clock<br /> Status bit 0 : LMK3200(1) PLL and clock distribution chip not locked to external clock<br /> If all these bits are not set then the operation of the firmware is unreliable</p> <p> </p> <p> <br /> FEE64 module aida06 failed<br /> FEE64 module aida07 failed<br /> FEE64 module aida12 failed<br /> Calibration test result: Passed 9, Failed 3</p> <p>If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module</p> <p> </p> <p> </p> <p> Base Current Difference<br /> aida06 fault 0x679f : 0x67a2 : 3 <br /> White Rabbit error counter test result: Passed 11, Failed 1</p> <p>Understand the status reports as follows:-<br /> Status bit 3 : White Rabbit decoder detected an error in the received data<br /> Status bit 2 : Firmware registered WR error, no reload of Timestamp<br /> Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR<br /> </p> <p>Check FPGA Timestamp Error - HTML errors</p> <p> <br /> Returned 0 0 0 0 0 0 0 0 0 0 0 0 <br /> Mem(KB) : 4 8 16 32 64 128 256 512 1k 2k 4k<br /> aida01 : 19 7 4 7 4 3 2 4 2 3 6 : 36388<br /> aida02 : 1 2 5 2 0 4 3 4 3 4 3 : 27044<br /> aida03 : 28 4 4 4 4 4 2 2 3 3 6 : 36432<br /> aida04 : 5 5 2 6 2 3 3 3 3 3 6 : 36892<br /> aida05 : 24 4 7 3 3 3 2 2 3 3 6 : 36240<br /> aida06 : 21 6 6 3 3 4 2 2 3 3 6 : 36356<br /> aida07 : 15 7 4 3 3 4 2 2 3 3 6 : 36308<br /> aida08 : 23 6 7 1 3 4 1 3 3 3 6 : 36572<br /> aida09 : 1 8 2 1 1 2 4 2 3 3 6 : 36292<br /> aida10 : 3 4 6 2 2 2 3 3 2 3 6 : 35660<br /> aida11 : 15 7 4 1 2 3 2 4 2 3 6 : 36052<br /> aida12 : 25 13 5 2 2 3 2 3 3 3 6 : 36700<br /> </p> <p>18:45 - temp, ucesb, database, stats etc. look ok.</p> <p>19:03 - temp, ucesb, database, stats etc. look ok.</p> <p>19:26 - temp, ucesb, database, stats etc. look ok.</p> <p>TapeData (df -h) - 7.2T 3.9T 2.9T 58% /media/1e121361-83d3-4825-b6ae-8700b07e0ca7</p> <p> </p> <p>19:30 - beam being shared with R3B, implantation rates fluctuation by~ 50% back to normal 19:40</p> <p> </p> <p>19:50 system checks - all as previous</p> <p> </p> <p>FEE64 module aida06 global clocks failed, 6<br /> Clock status test result: Passed 11, Failed 1</p> <p>Understand status as follows<br /> Status bit 3 : firmware PLL that creates clocks from external clock not locked<br /> Status bit 2 : always logic '1' <br /> Status bit 1 : LMK3200(2) PLL and clock distribution chip not locked to external clock<br /> Status bit 0 : LMK3200(1) PLL and clock distribution chip not locked to external clock<br /> If all these bits are not set then the operation of the firmware is unreliable<br /> </p> <p>FEE64 module aida06 failed<br /> FEE64 module aida07 failed<br /> FEE64 module aida12 failed<br /> Calibration test result: Passed 9, Failed 3</p> <p>If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module</p> <p> <br /> Base Current Difference<br /> aida06 fault 0x679f : 0x67a2 : 3 <br /> White Rabbit error counter test result: Passed 11, Failed 1</p> <p>Understand the status reports as follows:-<br /> Status bit 3 : White Rabbit decoder detected an error in the received data<br /> Status bit 2 : Firmware registered WR error, no reload of Timestamp<br /> Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR</p> <p>Check FPGA Timestamp Error - HTML errors</p> <p> </p> <p>Returned 0 0 0 0 0 0 0 0 0 0 0 0 <br /> Mem(KB) : 4 8 16 32 64 128 256 512 1k 2k 4k<br /> aida01 : 25 6 4 7 4 3 2 4 2 3 6 : 36404<br /> aida02 : 20 7 5 1 0 4 2 3 2 3 4 : 27384<br /> aida03 : 28 6 3 5 3 5 2 2 3 3 6 : 36528<br /> aida04 : 19 8 4 6 2 4 4 2 3 3 6 : 36876<br /> aida05 : 7 3 8 3 4 3 1 3 3 3 6 : 36500<br /> aida06 : 25 8 4 3 3 4 2 3 3 3 6 : 36868<br /> aida07 : 18 7 3 4 3 4 2 2 3 3 6 : 36336<br /> aida08 : 16 10 6 2 3 3 1 3 3 3 6 : 36464<br /> aida09 : 0 3 1 1 1 3 4 2 3 3 6 : 36360<br /> aida10 : 8 1 10 0 2 2 2 4 2 3 6 : 35912<br /> aida11 : 2 2 2 3 3 4 3 3 2 3 6 : 35928<br /> aida12 : 12 7 4 1 3 3 2 3 3 3 6 : 36616<br /> </p></td> </tr> </tbody> </table> </p><p> </p>
Encoding
:
HTML
ELCode
plain
Suppress Email notification
Attachment 1:
Drop attachments here...
Draft saved at 00:00:00
ELOG V3.1.4-unknown