AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40
  DESPEC  ELOG logo
Message ID: 269     Entry time: Sat Apr 24 01:44:09 2021
Author: ML 
Subject: system wide checks 

system wide checks:

 

 

Clock status:
FEE64 module aida06 global clocks failed, 6
 Clock status test result: Passed 11, Failed 1

Understand status as follows
Status bit 3 : firmware PLL that creates clocks from external clock not locked
Status bit 2 : always logic '1'
Status bit 1 : LMK3200(2) PLL and clock distribution chip not locked to external clock
Status bit 0 : LMK3200(1) PLL and clock distribution chip not locked to external clock
If all these bits are not set then the operation of the firmware is unreliable

ADC calibration:

FEE64 module aida06 failed
FEE64 module aida07 failed
FEE64 module aida12 failed
Calibration test result: Passed 9, Failed 3

If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module


White Rabbit

         Base         Current     Difference
aida06 fault      0x679f :      0x67a4 :      5  
White Rabbit error counter test result: Passed 11, Failed 1

Understand the status reports as follows:-
Status bit 3 : White Rabbit decoder detected an error in the received data
Status bit 2 : Firmware registered WR error, no reload of Timestamp
Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR

FPGA timestamp error page not working !!

Memory information:
Returned 0 0 0 0 0 0 0 0 0 0 0 0  
Mem(KB) :    4    8    16    32    64    128    256    512    1k    2k    4k
aida01 :     19     15      4      6      4      3      2      4      2      3      6   : 36420
aida02 :     36     25     24      6      0      4      2      3      2      3      4   : 28056
aida03 :     17      7      4      3      3      5      2      2      3      3      6   : 36444
aida04 :      4      5      4      5      3      4      2      3      3      3      6   : 36824
aida05 :     23      9      4      2      3      3      1      3      3      3      6   : 36452
aida06 :     26      8      5      1      3      4      2      2      3      3      6   : 36312
aida07 :     21      9      3      3      4      5      1      2      3      3      6   : 36268
aida08 :     27      9      2      2      2      4      1      3      3      3      6   : 36500
aida09 :     13      4      3      3      1      2      4      2      3      3      6   : 36388
aida10 :      1     10      0      3      1      2      3      3      2      3      6   : 35572
aida11 :     23     13      8      3      3      4      3      3      2      3      6   : 36196
aida12 :     19      7      4      3      2      3      2      3      3      3      6   : 36644

 

Attachment 1: 24-04-2021_230am_AIDA_HV.png  9 kB  Uploaded Sat Apr 24 02:52:49 2021  | Hide | Hide all
24-04-2021_230am_AIDA_HV.png
Attachment 2: 24-04-2021_230am_ucesbStat.png  80 kB  Uploaded Sat Apr 24 02:53:07 2021  | Hide | Hide all
24-04-2021_230am_ucesbStat.png
Attachment 3: 24-04-2021_230am_grafana.png  79 kB  Uploaded Sat Apr 24 02:53:20 2021  | Hide | Hide all
24-04-2021_230am_grafana.png
Attachment 4: 24-04-2021_230am_AidaGoodEvent.png  85 kB  Uploaded Sat Apr 24 02:53:32 2021  | Hide | Hide all
24-04-2021_230am_AidaGoodEvent.png
Attachment 5: 24-04-2021_230am_Correlation#8.png  79 kB  Uploaded Sat Apr 24 02:54:21 2021  | Hide | Hide all
24-04-2021_230am_Correlation#8.png
Attachment 6: 24-04-2021_230am_RESUME#3.png  73 kB  Uploaded Sat Apr 24 02:54:36 2021  | Hide | Hide all
24-04-2021_230am_RESUME#3.png
Attachment 7: 24-04-2021_230am_PAUSE#2.png  73 kB  Uploaded Sat Apr 24 02:54:36 2021  | Hide | Hide all
24-04-2021_230am_PAUSE#2.png
ELOG V3.1.4-unknown