AIDA
GELINA
BRIKEN
nToF
CRIB
ISOLDE
CIRCE
nTOFCapture
DESPEC
DTAS
EDI_PSA
179Ta
CARME
StellarModelling
DCF
K40
DESPEC
Draft saved at 00:00:00
Fields marked with
*
are required
Entry time:
Sat Mar 29 11:27:40 2025
Author
*
:
Subject
*
:
<p> <table width="98%" align="center" cellspacing="1" style="border:1px solid #486090;"> <tbody> <tr> <td cellpadding="3px" style="background-color:#486090; font-weidht:bold; color:white;">Quote:</td></tr> <tr> <td cellpadding="10px" style="background-color:#FFFFB0;"><p>After tests in the Daresbury T9 system.</p> <p>Disabling the waveform ADCs in an FEE64 which is running with the FPGA over temperature will drop the FPGA temperature by 10 degrees.</p> <p>To disable the ADCs open the <em>Local Control</em> browser window and set the <em>ADC Control</em> register , @2, to 0xFF</p> <p>The easiest way to restart the waveform ADCs correctly is to rerun SETUP from the control window selecting just the FEE that is affected.</p> <p>Alternatively STOP acquisition, set the <em>ADC Control </em> register back to 0 and rerun the calibrate ADCs in the <em>FADC Align and Control</em> browser window.</p> <p> </p></td> </tr> </tbody> </table> </p><p> </p>
Encoding
:
HTML
ELCode
plain
Suppress Email notification
Attachment 1:
Drop attachments here...
Draft saved at 00:00:00
ELOG V3.1.4-unknown