ELOG DESPEC

AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40

DESPEC

Fields marked with * are required
Entry time:	Sat Mar 29 11:24:13 2025
Author*:
Subject*:
> 04/11:03:40\|get_ASICBlk : Blk=1 : bytes = 196096 : Blk_Status = 00000088 : Offset = 00100000 : Databuffer : 273090556 : 0 => 80500240 : 1 => 0F07C000 > 04/11:03:41\|Last Data : Databuffer 273286648 : 0 => 80500240 : 1 => 0AFF8000 > 04/11:03:41\| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 > 04/11:03:41\| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 > 04/11:03:41\| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 > 04/11:03:41\| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 > 04/11:03:41\| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 > 04/11:03:41\| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 > 04/11:03:41\| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 > 04/11:03:41\| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 \| 00000000 : 00000000 > 04/11:03:42\|Machine check in kernel mode. > 12/15:30:08\|I-Cache Parity Error > 12/15:30:08\|Oops: Machine check, sig: 7 [#1] > 12/15:30:08\|PREEMPT Xilinx Virtex440 > 12/15:30:08\|Modules linked in: aidamem xdriver xh_spidev_register > 12/15:30:08\|NIP: c0055c54 LR: c00558fc CTR: c000ae5c > 12/15:30:08\|REGS: c6ff9f10 TRAP: 0214 Not tainted (2.6.31) > 12/15:30:08\|MSR: 00021000 <ME,CE> CR: 82000028 XER: 20000000 > 12/15:30:08\|TASK = c6ac44e0[375] 'AidaExecV9' THREAD: c6338000 > 12/15:30:08\|GPR00: 00000000 c6339cd0 c6ac44e0 ffffffff ffe79600 ffffffff ffe79600 ffffffff > 12/15:30:08\|GPR08: 00000000 0000001f ffffffe0 00000000 00000000 1005520c 1dcd6500 00000000 > 12/15:30:08\|GPR16: 00000000 1009df98 100f0000 c0390000 000007a1 7fe9e580 ffffffff ffffffff > 12/15:30:08\|GPR24: c0390000 00000001 00000000 001366ca c036f0d0 ffffffe1 ffffffff ffec9936 > 12/15:30:08\|NIP [c0055c54] update_wall_time+0x40c/0xd3c > 12/15:30:09\|LR [c00558fc] update_wall_time+0xb4/0xd3c > 12/15:30:09\|Call Trace: > 12/15:30:09\|[c6339cd0] [c0055f44] update_wall_time+0x6fc/0xd3c (unreliable) > 12/15:30:09\|[c6339d90] [c0040b84] do_timer+0x38/0x4c > 12/15:30:09\|[c6339da0] [c005a088] tick_periodic+0xbc/0xe8 > 12/15:30:09\|[c6339db0] [c005a0d4] tick_handle_periodic+0x20/0x120 > 12/15:30:09\|[c6339df0] [c000af70] timer_interrupt+0xa4/0x10c > 12/15:30:09\|[c6339e10] [c000e9c4] ret_from_except+0x0/0x18 > 12/15:30:09\|[c6339ed0] [d10751dc] aidamem_read+0x28/0x108 [aidamem] > 12/15:30:09\|[c6339ef0] [c0097e80] vfs_read+0xb4/0x188 > 12/15:30:09\|[c6339f10] [c00982f8] sys_read+0x4c/0x90 > 12/15:30:09\|[c6339f40] [c000e364] ret_from_syscall+0x0/0x3c > 12/15:30:09\|Instruction dump: > 12/15:30:09\|39600000 354bffe0 418008b0 7cc35030 38800000 2f8a0000 419c08bc 7ffe5030 > 12/15:30:09\|3aa00000 93c10048 92a1004c 83c10048 <83e1004c> 7d095830 4800056c 419e06bc > 12/15:30:09\|Kernel panic - not syncing: Fatal exception in interrupt > 12/15:30:09\|Call Trace: > 12/15:30:09\|Rebooting in 180 seconds.. > ISOL Version 1.00 Date 9th January 2017 > Flash base address=FC000000 > Set Flash to ASync Mode > XST_SUCCESS\| > Finished copying zImage to RAM > 12/15:33:10\| > Found 0 errors checking kernel image > 12/15:33:11\|VHDL version number 0X03350706 > Based on AIDA Bootloader version number 1.2.0 -- 16th August 2012 > Starting LMK 3200 setup > 12/15:33:11\| > Setting LMK03200 to standard clock settings -- External Clock 23Nov15 > .... SPI Base Address=0x81400000 > clk_control_reg=0x4 > 12/15:33:11\|Next step is SPIconfig > Control 32(0x81400000)=0x180 > SlaveSel(0x81400000)=0x3 > Ctrl(0x81400000)=0xE6 > Ctrl(0x81400000)=0x86 > 12/15:33:11\|SPIconfig done now to set up the LMK3200 registers > 12/15:33:12\|LMK #0 : regInit[0]=0x80000000 > 12/15:33:12\|LMK #0 : regInit[1]=0x10070600 > 12/15:33:12\|LMK #0 : regInit[2]=0x60601 > 12/15:33:12\|LMK #0 : regInit[3]=0x60602 > 12/15:33:12\|LMK #0 : regInit[4]=0x60603 > 12/15:33:12\|LMK #0 : regInit[5]=0x70624 > 12/15:33:12\|LMK #0 : regInit[6]=0x70605 > 12/15:33:12\|LMK #0 : regInit[7]=0x70606 > 12/15:33:12\|LMK #0 : regInit[8]=0x70627 > 12/15:33:12\|LMK #0 : regInit[9]=0x10000908 > 12/15:33:12\|LMK #0 : regInit[10]=0xA0022A09 > 12/15:33:12\|LMK #0 : regInit[11]=0x82800B > 12/15:33:12\|LMK #0 : regInit[12]=0x28C800D > 12/15:33:12\|LMK #0 : regInit[13]=0x830020E > 12/15:33:12\|LMK #0 : regInit[14]=0xC800180F > Calibrate completed at 941 counts > Setting Clock Control =0x0000000B, to set GOE and sync bit > Ctrl @ SPIstop (0x81400000)=0x186 > Timeout waiting for Lock detect Stage 2 (Zero Delay), PWR_DWN=0x00000004 > 12/15:33:12\| > Finished Clock setup LMK03200 > completed LMK 3200 setup > Loaded all four ASICs with default settings > Setting the ADCs into calibration mode > 12/15:33:12\| > Control 32(0x81400400)=0x180 > SlaveSel(0x81400400)=0xFF > Ctrl(0x81400400)=0xE6 > Ctrl(0x81400400)=0x86 > Init : Config of AD9252 SPI ok > 12/15:33:13\| > Ctrl @ SPIstop (0x81400400)=0x186ADCs initialised > ADCs calibrated > 12/15:33:13\| > Control 32(0x81400400)=0x186 > SlaveSel(0x81400400)=0xFF > Ctrl(0x81400400)=0xE6 > Ctrl(0x81400400)=0x86Config of AD9252 SPI ok > 12/15:33:13\| > Ctrl @ SPIstop (0x81400400)=0x186Jumping to kernel simpleboot... > 12/15:33:13\| > zImage starting: loaded at 0x00a00000 (sp: 0x00bc4eb0) > Allocating 0x3b78cc bytes for kernel ... > gunzipping (0x00000000 <- 0x00a0f000:0x00bc380e)...done 0x39604c bytes > 12/15:33:16\| > Linux/PowerPC load: console=ttyS0 root=/dev/nfs ip=on rw mem=112M > Finalizing device tree... flat tree at 0xbd1300 > Probing IIC bus for MAC... MAC address = 0xd8 0x80 0x39 0x41 0xee 0x10 > 12/15:33:23\|Using Xilinx Virtex440 machine description > 12/15:33:23\|Linux version 2.6.31 (nf@nnlxb.dl.ac.uk) (gcc version 4.2.2) #34 PREEMPT Tue Nov 15 15:57:04 GMT 2011 > 12/15:33:23\|Zone PFN ranges: > 12/15:33:23\| DMA 0x00000000 -> 0x00007000 > 12/15:33:23\| Normal 0x00007000 -> 0x00007000 > 12/15:33:23\|Movable zone start PFN for each node > 12/15:33:23\|early_node_map[1] active PFN ranges > 12/15:33:23\| 0: 0x00000000 -> 0x00007000 > 12/15:33:23\|MMU: Allocated 1088 bytes of context maps for 255 contexts > 12/15:33:23\|Built 1 zonelists in Zone order, mobility grouping on. Total pages: 28448 > 12/15:33:24\|Kernel command line: console=ttyS0 root=/dev/nfs ip=on rw mem=112M > 12/15:33:24\|PID hash table entries: 512 (order: 9, 2048 bytes) > 12/15:33:24\|Dentry cache hash table entries: 16384 (order: 4, 65536 bytes) > 12/15:33:24\|Inode-cache hash table entries: 8192 (order: 3, 32768 bytes) > 12/15:33:24\|Memory: 109680k/114688k available (3500k kernel code, 4852k reserved, 144k data, 130k bss, 168k init) > 12/15:33:24\|Kernel virtual memory layout: > 12/15:33:24\| * 0xffffe000..0xfffff000 : fixmap > 12/15:33:24\| * 0xfde00000..0xfe000000 : consistent mem > 12/15:33:24\| * 0xfde00000..0xfde00000 : early ioremap > 12/15:33:24\| * 0xd1000000..0xfde00000 : vmalloc & ioremap > 12/15:33:24\|NR_IRQS:512 > 12/15:33:24\|clocksource: timebase mult[a00000] shift[22] registered > 12/15:33:24\|Console: colour dummy device 80x25 > 12/15:33:24\|Mount-cache hash table entries: 512 > 12/15:33:24\|NET: Registered protocol family 16 > 12/15:33:24\|PCI: Probing PCI hardware > 12/15:33:24\|bio: create slab <bio-0> at 0 > 12/15:33:24\|NET: Registered protocol family 2 > 12/15:33:24\|IP route cache hash table entries: 1024 (order: 0, 4096 bytes) > 12/15:33:24\|TCP established hash table entries: 4096 (order: 3, 32768 bytes) > 12/15:33:25\|TCP bind hash table entries: 4096 (order: 2, 16384 bytes) > 12/15:33:25\|TCP: Hash tables configured (established 4096 bind 4096) > 12/15:33:25\|TCP reno registered > 12/15:33:25\|NET: Registered protocol family 1 > 12/15:33:25\|ROMFS MTD (C) 2007 Red Hat, Inc. > 12/15:33:25\|msgmni has been set to 214 > 12/15:33:25\|io scheduler noop registered > 12/15:33:25\|io scheduler anticipatory registered > 12/15:33:25\|io scheduler deadline registered > 12/15:33:25\|io scheduler cfq registered (default) > 12/15:33:25\|Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled > 12/15:33:25\|83e00000.serial: ttyS0 at MMIO 0x83e01003 (irq = 16) is a 16550 > 12/15:33:25\|console [ttyS0] enabled > 12/15:33:25\|brd: module loaded > 12/15:33:25\|loop: module loaded > 12/15:33:25\|Device Tree Probing 'ethernet' > 12/15:33:25\|xilinx_lltemac 81c00000.ethernet: MAC address is now d8:80:39:41:ee:10 > 12/15:33:25\|xilinx_lltemac 81c00000.ethernet: XLlTemac: using DMA mode. > 12/15:33:25\|XLlTemac: DCR address: 0x80 > 12/15:33:25\|XLlTemac: buffer descriptor size: 32768 (0x8000) > 12/15:33:25\|XLlTemac: Allocating DMA descriptors with kmalloc > 12/15:33:25\|XLlTemac: (buffer_descriptor_init) phy: 0x6938000, virt: 0xc6938000, size: 0x8000 > 12/15:33:26\|XTemac: PHY detected at address 7. > 12/15:33:26\|xilinx_lltemac 81c00000.ethernet: eth0: Xilinx TEMAC at 0x81C00000 mapped to 0xD1024000, irq=17 > 12/15:33:26\|fc000000.flash: Found 1 x16 devices at 0x0 in 16-bit bank > 12/15:33:26\| Intel/Sharp Extended Query Table at 0x010A > 12/15:33:26\| Intel/Sharp Extended Query Table at 0x010A > 12/15:33:26\| Intel/Sharp Extended Query Table at 0x010A > 12/15:33:26\| Intel/Sharp Extended Query Table at 0x010A > 12/15:33:26\| Intel/Sharp Extended Query Table at 0x010A > 12/15:33:26\| Intel/Sharp Extended Query Table at 0x010A > 12/15:33:26\|Using buffer write method > 12/15:33:26\|cfi_cmdset_0001: Erase suspend on write enabled > 12/15:33:26\|cmdlinepart partition parsing not available > 12/15:33:26\|RedBoot partition parsing not available Encoding: HTML ELCode plain Suppress Email notification

Attachment 1:
Drop attachments here...

ELOG V3.1.4-unknown