AIDA
GELINA
BRIKEN
nToF
CRIB
ISOLDE
CIRCE
nTOFCapture
DESPEC
DTAS
EDI_PSA
179Ta
CARME
StellarModelling
DCF
K40
DESPEC
Draft saved at 00:00:00
Fields marked with
*
are required
Entry time:
Tue Apr 5 08:52:16 2022
Author
*
:
Subject
*
:
DSSSD bias OFF. DAQ STOPped Attachment 1 FEE64 temps OK Attachment 2 system wide checks OK *except* WR decoder (attachment 2) and FPGA ts errors no longer works Attachment 6 System wide check - 'Synchronise ASIC clocks' Attachment 5 System wide check - check ADC calibration - all 16x FEE64s fail Attachment 4 System wide check - WR decoder status - aida09 WR status 0x10 clears Repeat Synchronsie ASIC clocks Attachment 3 System wide check - WR decoder status - aida05 WR status 0x10 clears
Encoding
:
HTML
ELCode
plain
Suppress Email notification
Resubmit as new entry
Attachment 1:
Screenshot_from_2022-04-05_09-52-42.png
Original size: 1920x1080
Attachment 2:
Screenshot_from_2022-04-05_10-05-59.png
Original size: 1920x1080
Attachment 3:
Screenshot_from_2022-04-05_16-10-31.png
Original size: 1920x1080
Attachment 4:
Screenshot_from_2022-04-05_16-09-38.png
Original size: 1920x1080
Attachment 5:
Screenshot_from_2022-04-05_16-09-30.png
Original size: 1920x1080
Attachment 6:
Screenshot_from_2022-04-05_16-08-44.png
Original size: 1920x1080
Attachment 7:
Drop attachments here...
Draft saved at 00:00:00
ELOG V3.1.4-unknown