AIDA
GELINA
BRIKEN
nToF
CRIB
ISOLDE
CIRCE
nTOFCapture
DESPEC
DTAS
EDI_PSA
179Ta
CARME
StellarModelling
DCF
K40
DESPEC
Draft saved at 00:00:00
Fields marked with
*
are required
Entry time:
Sat Mar 29 11:29:12 2025
Author
*
:
Subject
*
:
> DSSSD bias OFF. DAQ STOPped > > Attachment 1 FEE64 temps OK > > Attachment 2 system wide checks OK *except* WR decoder (attachment 2) and FPGA ts errors no longer works > > Attachment 6 System wide check - 'Synchronise ASIC clocks' > > Attachment 5 System wide check - check ADC calibration - all 16x FEE64s fail > > Attachment 4 System wide check - WR decoder status - aida09 WR status 0x10 clears > > Repeat Synchronsie ASIC clocks > > Attachment 3 System wide check - WR decoder status - aida05 WR status 0x10 clears >
Encoding
:
HTML
ELCode
plain
Suppress Email notification
Attachment 1:
Drop attachments here...
Draft saved at 00:00:00
ELOG V3.1.4-unknown