ELOG DESPEC

AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40

DESPEC

Fields marked with * are required
Entry time:	Sat Mar 29 20:00:03 2025
Author*:
Subject*:
> > Adaptor PCB link settings > > n+n FEE64s > > aida02, 4, 6 & 8 - LK1 fitted, HV Lemo-00 not connected - left/right wafer n+n side bias ring -> gnd > > p+n FEE64s > > top - aida09, 1, 10 & aida13, 5, 14 - LK2 & LK4 fitted - front/back FP -> gnd > bottom - aida11, 3, 12 & aida15, 7, 16 - LK2 & LK4 fitted - front/back FP -> gnd > > top - aida01, 5 - LK3 fitted - middle wafer n+n side bias ring -> gnd > bottom - aida03, 7 - LK3 fitted - DSSSD PCB gnd -> gnd > > AIDA PSU > > top 1-2, 3-4, 9-10, 11-12 > bottom 5-6, 7-8, 13-14, 15-16 > > > ASIC settings 2021Apr29-13-16-00 > slow comparator 0x64 -> 0xa > > BNC PB-5 settings > amplitude 1.000V > attenuation x1 > tail pulse > tau_d 1ms > polarity + > frequency 25Hz Encoding: HTML ELCode plain Suppress Email notification

Attachment 1:
Drop attachments here...

ELOG V3.1.4-unknown