ELOG DESPEC

AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40

DESPEC

Fields marked with * are required
Entry time:	Sat Mar 29 11:38:17 2025
Author*:
Subject*:
23.43 Check ASIC control Zero stats & all histograms ASIC settings 2021Apr29-13-16-00 slow comparator 0x64 -> 0xa all waveform AD9252 ADCs disabled all fast discs disabled BNC PB-5 settings (to p+n FEE64s only) amplitude 1.0V attenuator x1 decay time 1ms polarity + frequency 22Hz All system wide checks OK except WR & FPGA errors - attachments 1 & 2 DSSSD bias & leakage currents OK - attachment 3 adc data item stats - attachment 4 FEE64 temps OK - attachment 5 DSSSD bias & leakage currents OK - attachment 6 analysis of file S505/R5_415 - attachment 7 zero timewarps max deadtime aida02 c. 17%, all other FEE64s < 1% 02:36 analysis of file S505/R5_449 - attachment 8 zero timewarps max deadtime aida02 c. 15%, all other FEE64s < 1% per FEE64 rate & stat spectra - attachments 9 & 10 per p+n FEE64 1.8.L spectra - attachment 11 aida01 pulser peak width 99 ch FWHM per FEE64 1.8.H spectra - attachments 12 & 13 All system wide checks OK except WR & FPGA errors - attachments 14 & 15 adc data item stats - attachment 16 FEE64 temps OK - attachment 17 DSSSD bias & leakage currents OK - attachment 18 05:38 analysis of file S505/R5_483 - attachment 19 zero timewarps max deadtime aida02 c. 16%, all other FEE64s < 2% All system wide checks OK except WR & FPGA errors - attachments 20 & 21 adc data item stats - attachment 22 FEE64 temps OK - attachment 23 DSSSD bias & leakage currents OK - attachment 24 07:27 analysis of file S505/R5_502 - attachment 25 zero timewarps max deadtime aida02 c. 16%, all other FEE64s < 2% All system wide checks OK except WR & FPGA errors - attachments 26 & 27 adc data item stats - attachment 28 FEE64 temps OK - attachment 29 DSSSD bias & leakage currents OK - attachment 30 Encoding: HTML ELCode plain Suppress Email notification

Attachment 1:
Drop attachments here...

ELOG V3.1.4-unknown