AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40
  DESPEC  ELOG logo
Message ID: 558     Entry time: Wed Apr 3 12:42:57 2024
Author: NH 
Subject: Report aida02 WR errors 

The WR error counter for aida02 seems to consantly rise

Tried reseating cable on both ends, no change

However clock status passed, aida02 has a correct WR timestamp and no FIFO/PLL errors seen

Edit to add: aida02 has the faulty ASIC temperature readout as well, related or coincidence?

Attachment 1: Screenshot_from_2024-04-03_13-43-48.png  134 kB  Uploaded Wed Apr 3 13:44:52 2024  | Hide | Hide all
Screenshot_from_2024-04-03_13-43-48.png
Attachment 2: Screenshot_from_2024-04-03_13-43-38.png  242 kB  Uploaded Wed Apr 3 13:44:55 2024  | Hide | Hide all
Screenshot_from_2024-04-03_13-43-38.png
Attachment 3: Screenshot_from_2024-04-03_13-43-58.png  136 kB  Uploaded Wed Apr 3 13:45:09 2024  | Hide | Hide all
Screenshot_from_2024-04-03_13-43-58.png
Attachment 4: Screenshot_from_2024-04-03_13-44-14.png  126 kB  Uploaded Wed Apr 3 13:45:13 2024  | Hide | Hide all
Screenshot_from_2024-04-03_13-44-14.png
Attachment 5: Screenshot_from_2024-04-03_13-44-36.png  163 kB  Uploaded Wed Apr 3 13:45:16 2024  | Hide | Hide all
Screenshot_from_2024-04-03_13-44-36.png
ELOG V3.1.4-unknown