ELOG DESPEC

AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40

DESPEC

Fields marked with * are required

Entry time:

Fri Oct 24 12:29:02 2025

Author*:

Subject*:

> > > 
> > > We have dismounted the AIDA stack and bPlast and realigned the cables so that they can fit into the adapters.
> > > 
> > > The plan for the next couple days is the following:
> > > 
> > > - Alignment -- done
> > > - Remount cable -- done
> > > - Fix position w/o bPlast mounted -- done
> > > - Remount bracket for the last stage -- done
> > > - Remount AIDA 1 &amp; 2 and the 207Bi source with the source holder -- done
> > > - Mount the snout and take data -- we wait till next week Monday when the heat exchanger is active again. (ongoing)
> > > 
> > > The current setup at the end of work is that the snout is mount with a bPlast (uncabled) and 2 AIDA layers at the regular spaced position with a 207Bi source down stream, as can be seen in the previous elog. The source is ~1 cm away from the middle AIDA wafer.
> > > 
> > > Currently what is cabled:
> > > 
> > > - Signal out from the detector
> > > - Bias daisy chain
> > > 
> > > Still to be cabled:
> > > 
> > > - HV cable
> > > - Grounding
> > > - Pulser
> > > 
> > > Additional info on the source position:
> > > - the source is at ~9.6 mm distance from the downstream detector
> > > - the source is placed at the centre of the middle wafer: 12.25 cm in x, 4.75 cm in y
> > > - the radius of the source is ~1.5 mm
> > 
> > The Messhuette has been cleaned and equipment has been rearranged. If there are any broken or missing components be sure to follow up with the FRS group (as I believe they have been cleaning here).
> > 
> > We are resuming the work on the source measurements as the cooling water is back. Some of the valves still look closed so we are investigating if the water is flowing to the setup.
> > 
> > 14:31 Temperature on start up OK - attachment 2.
> > 
> > 15:41 We reset the ASIC control registers to a setup used in Feb 2024 (2025Feb24-17.14.52) to match the full AIDA setup (it was using BB7 initially in aida10).
> > 
> > The old bias scheme is obsolete and the bias is now done via the Ohmic side.
> > 
> > 16:47 We have look at some initial spectra with the 207Bi 3-8 shows the ADC channels and waveforms of the n+n and p+n sides. Bias and grounding developed by Nabiel have been done.
> > 
> > We are going to wait for the system to stabilise over night so that we start taking data tomorrow. Then we can analyse the results and see what we get :) Some channels are clearly broken which can be seen in the waveforms eg. aida16.
> 
> 11:31 The detector was turned off last night to put it into a safe state. We return to make some comparison of the noise w.r.t the tests performed by Nabil and co. 
> 
> email snippet:
> 
> "
> I would suggest that you first quantify current noise performance (slow comparators -> 0x64 to reduce rate, measure pulser peak width) for each FEE64 (use layouts 3 and 4) and compare to Nabil's most recent test results. Looking at last night's 1.8.W spectra I would assume that they would be significantly worse but best to check.
> 
> I would then suggest you carefully check
> 
>     Grounding configuration (both internal and external to the snout) used Nabil's most recent tests has actually been re-established
>     Grounding of the bPlas cabling
> "
> 
> We are going to restart the DAQ and set the LEC thresholds to 0x64 and compare the peak FWHM with a pulser.
> 
> 11:50 We started up the DAQ temps and bias look OK.
> 
> 12:00 We set the thresholds on each ASIC in the slow comparator LEC to 0x64. This should correspond to a high threshold. For some reason the y-strips are still noisy (wrong polarity in the register ?)

13:28 we returned after a hearty lunch. When turning on the FEE64s we noticed that the bias of the CAEN to the detector increases by 0.3 V.

We rebiased and set the thresholds in one FEE64 aida02 to 0xff (very high, attachment 2) and the detector is still reading about 100 kHz ADC items. When the threshold was set to 0x64 it was 360 kHz (attachment 4).

We bias down the system to cross-check the cabling etc.

Encoding: HTML ELCode plain
Suppress Email notification Resubmit as new entry

Attachment 1: