During 'SETUP' the ASIC readout clock ( 500KHz ) is synchronised to the SYNC pulse in V8.10 and later versions of the VHDL.

Attached is a short run for verification.