AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40
  AIDA  ELOG logo
Message ID: 423     Entry time: Sat Nov 5 01:55:15 2016
Author: CG, TD, OH 
Subject: Saturday 5th November 
10.55 DAQ found to have stopped at 06:47 during LN fill cycle.

10:57 Screen shots of system after stop

11.20 R122 started.
      System check screen shots attached at 11:08

18.20 System been running stably all day. Leakage currents attachments 14+15.
      LN2 fill cycle shortly, anticipate DAQ stop.

19.16 DAQ stopped.
      Closed file R122.

19.37 Temp 25.3 DP 6.1 Hum 31.1
      Added 2 extra stacks of lead bricks to protect AIDA. Now ~15cm of lead (Attachment 17)

23.30 DSSSD bias & leakage currents OK - see attachments 18-19
      FEE74 temperatures OK - see attachment 20

23.54 DAQ starts (R124)
      Merge rate 1.8M items/s, c. 13Mb/s to disk c. x2 earlier rates
      Dominated by significantly higher rates from DSSSD#1 
      FEE64 #17 ASIC 2*L pulser peak widths ~300 ch FWHM 
      Needs to be investigated at next entry opportunity
Attachment 1: temp_1057.png  134 kB  | Hide | Hide all
temp_1057.png
Attachment 2: FEE64_Memory_1057.png  182 kB  | Hide | Hide all
FEE64_Memory_1057.png
Attachment 3: SYNC_puls_1057.png  220 kB  | Hide | Hide all
SYNC_puls_1057.png
Attachment 4: asic_SYNC_1057.png  230 kB  | Hide | Hide all
asic_SYNC_1057.png
Attachment 5: asic_timestamp_1057.png  150 kB  | Hide | Hide all
asic_timestamp_1057.png
Attachment 6: adc_calibration_1057.png  160 kB  | Hide | Hide all
adc_calibration_1057.png
Attachment 7: clock_status.png  164 kB  | Hide | Hide all
clock_status.png
Attachment 8: bias2_10_57.png  12 kB  | Hide | Hide all
bias2_10_57.png
Attachment 9: bias1_10_57.png  12 kB  | Hide | Hide all
bias1_10_57.png
Attachment 10: feee_mem_1108.png  181 kB  | Hide | Hide all
feee_mem_1108.png
Attachment 11: sync_pulses_1008.png  213 kB  | Hide | Hide all
sync_pulses_1008.png
Attachment 12: sync_baseline_1108.png  151 kB  | Hide | Hide all
sync_baseline_1108.png
Attachment 13: adc_calib_1108.png  160 kB  | Hide | Hide all
adc_calib_1108.png
Attachment 14: clock_status_1108.png  164 kB  | Hide | Hide all
clock_status_1108.png
Attachment 15: bias_1820.png  12 kB  Uploaded Sat Nov 5 09:21:57 2016  | Hide | Hide all
bias_1820.png
Attachment 16: bias2_1820.png  12 kB  Uploaded Sat Nov 5 09:22:11 2016  | Hide | Hide all
bias2_1820.png
Attachment 17: 2016-11-05_19.31.44.jpg  3.110 MB  Uploaded Sat Nov 5 10:39:31 2016  | Hide | Hide all
2016-11-05_19.31.44.jpg
Attachment 18: 1.png  12 kB  Uploaded Sat Nov 5 14:55:28 2016  | Hide | Hide all
1.png
Attachment 19: 2.png  12 kB  Uploaded Sat Nov 5 14:55:28 2016  | Hide | Hide all
2.png
Attachment 20: 3.png  134 kB  Uploaded Sat Nov 5 14:55:28 2016  | Hide | Hide all
3.png
ELOG V3.1.4-unknown