AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40
  AIDA  ELOG logo
Message ID: 897     Entry time: Tue Oct 3 09:14:59 2023
Author: TD 
Subject: Tuesday 3 October 
09.45 Power up

10.15 Bias +60V +5.95uA

10.22 Bias +60V +5.60uA

10.21 Bias +100V +21.1uA unstable

10.27 Bias +80V +10.1uA unstable

10.37 Bias + 60V +5.70uA stable

11.02 Bias +60V +5.78uA stable

11.22 CAEN N1419ET floating output ( internal LK removed )
      Bias +100V +6.35uA

11.26 Bias +100V +10.59uA slowly increasing

11.39 Bias +100V +10.39uA unstable

      Slow comparator 0x64 observe high ADC data item stats for aida10 & aida12 - attachment 1 - expected rate 25Hz x 64 = 1600 - problem with this wafer and/or adaptor PCBs?  
      N.B. aida04 asic #1 is u/s and running at very high rates 
      N.B. rates in aida10 & aida12 dominated by a few hot channels ( not the usual suspects ) - attachment 2

12.00 Bias +100V +13.0uA unstable

12.20 Bias +100V 12.535uA unstable
Attachment 1: Screenshot_from_2023-10-03_11-49-17.png  119 kB  Uploaded Tue Oct 3 11:49:28 2023  | Hide | Hide all
Screenshot_from_2023-10-03_11-49-17.png
Attachment 2: Screenshot_from_2023-10-03_12-22-30.png  179 kB  Uploaded Tue Oct 3 12:22:40 2023  | Hide | Hide all
Screenshot_from_2023-10-03_12-22-30.png
ELOG V3.1.4-unknown