AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40
  DESPEC  ELOG logo
Message ID: 237     Entry time: Sun Apr 18 00:57:36 2021
Author: BA, MA 
Subject: Sanday 18 April 00.00-08.00 

02:01 Beam has stopped at 01:37 and returend at 01:43 for few min and then stopped again and not knowen how it will take until it is back

AIDA scalers attached 1

statistic attached 2

temretuer attached 3

bias attached 4

Clock check ok

ADC check :

FEE64 module aida06 failed
FEE64 module aida07 failed
FEE64 module aida10 failed
Calibration test result: Passed 9, Failed 3

If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module


         Base         Current     Difference
aida05 fault      0x1a52 :      0x1a55 :      3  
aida06 fault      0x4f3e :      0x4f41 :      3  
aida07 fault      0x3bcd :      0x3bea :      29  
aida08 fault      0xc7c7 :      0xc7ca :      3  
White Rabbit error counter test result: Passed 8, Failed 4

Understand the status reports as follows:-
Status bit 3 : White Rabbit decoder detected an error in the received data
Status bit 2 : Firmware registered WR error, no reload of Timestamp
Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR

 

   
             Base         Current         Difference
aida09 fault      0x0 :      0x1 :      1  
aida12 fault      0x0 :      0x9 :      9  
FPGA Timestamp error counter test result: Passed 10, Failed 2
If any of these counts are reported as in error
The ASIC readout system has detected a timeslip.
That is the timestamp read from the time FIFO is not younger than the last

 

   
Returned 0 0 0 0 0 0 0 0 0 0 0 0  
Mem(KB) :    4    8    16    32    64    128    256    512    1k    2k    4k
aida01 :     32      8      3      1      0      3      1      3      3      3      6   : 36240
aida02 :     11      7      9      3      1      2      2      4      2      3      6   : 35988
aida03 :     32      4     13      5      5      4      3      3      2      3      6   : 36432
aida04 :     26      7      6      1      2      3      2      4      2      3      6   : 36128
aida05 :     18      8      8      7      4      2      2      2      2      4      6   : 37352
aida06 :     24     11      3      1      2      5      1      3      3      3      6   : 36616
aida07 :     14      5      3      3      3      2      3      2      4      3      6   : 37296
aida08 :     21      7      1      5      0      1      2      3      3      3      6   : 36284
aida09 :      0      7      1      1      1      3      2      2      3      3      6   : 35880
aida10 :     22      5      3      4      1      2      2      2      3      3      6   : 35952
aida11 :      4      3      1      1      2      2      3      3      2      3      6   : 35544
aida12 :     22     10      5      4      4      4      1      3      3      3      6   : 36728

 

02:19  beam is back

03:58 The beam has not been stable yet

           The rate reach 1.5 kHz, they will contact FRS team to lower the intensity of the beam

 

AIDA scalers attached 8

statistic attached 7

temretuer attached 6

bias attached 5

 

   
FEE64 module aida06 failed
FEE64 module aida07 failed
FEE64 module aida10 failed
Calibration test result: Passed 9, Failed 3

 

 

 

If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module

 

   
         Base         Current     Difference
aida05 fault      0x1a52 :      0x1a55 :      3  
aida06 fault      0x4f3e :      0x4f41 :      3  
aida07 fault      0x3bcd :      0x3beb :      30  
aida08 fault      0xc7c7 :      0xc7ca :      3  
White Rabbit error counter test result: Passed 8, Failed 4

Understand the status reports as follows:-
Status bit 3 : White Rabbit decoder detected an error in the received data
Status bit 2 : Firmware registered WR error, no reload of Timestamp
Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR

 

   
             Base         Current         Difference
aida09 fault      0x0 :      0x1 :      1  
aida12 fault      0x0 :      0x9 :      9  
FPGA Timestamp error counter test result: Passed 10, Failed 2
If any of these counts are reported as in error
The ASIC readout system has detected a timeslip.
That is the timestamp read from the time FIFO is not younger than the last

   
Returned 0 0 0 0 0 0 0 0 0 0 0 0  
Mem(KB) :    4    8    16    32    64    128    256    512    1k    2k    4k
aida01 :     21      8      6      2      1      2      1      3      3      3      6   : 36212
aida02 :     24     14     14      2      1      2      2      4      2      3      6   : 36144
aida03 :     31      5     10      5      5      4      2      3      2      3      6   : 36132
aida04 :     12     11     12      2      2      2      3      4      2      3      6   : 36360
aida05 :     23      8      5      7      4      2      2      2      2      4      6   : 37324
aida06 :     21     14     14      1      3      5      1      3      3      3      6   : 36868
aida07 :     15      9      5      0      3      2      3      2      4      3      6   : 37268
aida08 :     21     11     10      3      0      1      2      3      3      3      6   : 36396
aida09 :      5      7      5      1      1      3      1      3      3      3      6   : 36220
aida10 :     15     13     12      3      2      1      2      2      3      3      6   : 36036
aida11 :     13     10      1      0      2      2      2      4      2      3      6   : 35860
aida12 :     29      5      4      5      5      3      1      3      3      3      6   : 36668

 

05: 07  The rate was a bout 1500 and 2000, we contacted Oscar he said (if it's just bursts it should be ok), so they decided to do nothing.

 

06:26 

AIDA scalers attached 9

statistic attached 10

temretuer attached 11

bias attached 12

 

Clock status test result: Passed 12, Failed 0

Understand status as follows
Status bit 3 : firmware PLL that creates clocks from external clock not locked
Status bit 2 : always logic '1'
Status bit 1 : LMK3200(2) PLL and clock distribution chip not locked to external clock
Status bit 0 : LMK3200(1) PLL and clock distribution chip not locked to external clock
If all these bits are not set then the operation of the firmware is unreliable

 

FEE64 module aida06 failed
FEE64 module aida07 failed
FEE64 module aida10 failed
Calibration test result: Passed 9, Failed 3

If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module

 

         Base         Current     Difference
aida01 fault      0x7685 :      0x7686 :      1  
aida02 fault      0x941c :      0x941d :      1  
aida03 fault      0x7cd6 :      0x7cd7 :      1  
aida04 fault      0xb86c :      0xb86d :      1  
aida05 fault      0x1a52 :      0x1a59 :      7  
aida06 fault      0x4f3e :      0x4f45 :      7  
aida07 fault      0x3bcd :      0x3bf9 :      44  
aida08 fault      0xc7c7 :      0xc7ce :      7  
aida09 fault      0xb33a :      0xb33b :      1  
White Rabbit error counter test result: Passed 3, Failed 9

Understand the status reports as follows:-
Status bit 3 : White Rabbit decoder detected an error in the received data
Status bit 2 : Firmware registered WR error, no reload of Timestamp
Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR

 

             Base         Current         Difference
aida09 fault      0x0 :      0x1 :      1  
aida12 fault      0x0 :      0xa :      10  
FPGA Timestamp error counter test result: Passed 10, Failed 2
If any of these counts are reported as in error
The ASIC readout system has detected a timeslip.
That is the timestamp read from the time FIFO is not younger than the last

 

Returned 0 0 0 0 0 0 0 0 0 0 0 0  
Mem(KB) :    4    8    16    32    64    128    256    512    1k    2k    4k
aida01 :     17     12      6      2      1      2      1      3      3      3      6   : 36228
aida02 :     19     11     12      3      2      2      2      4      2      3      6   : 36164
aida03 :     25      8     12      5      4      4      3      3      2      3      6   : 36356
aida04 :     22     19     11      3      1      2      3      4      2      3      6   : 36416
aida05 :     35      6      5      6      3      2      2      2      3      3      6   : 36236
aida06 :     12     11     11      2      3      4      1      3      3      3      6   : 36664
aida07 :     18      6      2      1      3      2      3      2      3      3      6   : 36216
aida08 :     27     10      8      3      0      1      2      3      3      3      6   : 36380
aida09 :     18      6      6      1      0      2      2      2      3      3      6   : 35832
aida10 :      3     14     10      3      1      1      2      3      3      3      6   : 36412
aida11 :      1      3      2      0      2      2      2      4      2      3      6   : 35772
aida12 :      0      5      6      3      3      4      1      3      3      3      6   : 36520

 

07:57  The beam stopped and they said there is a water leak !

 

 

 

 

 

Attachment 1: 20210418_0154.png  19 kB  Uploaded Sun Apr 18 02:01:45 2021  | Hide | Hide all
20210418_0154.png
Attachment 2: 20210418_0152_rate.png  66 kB  Uploaded Sun Apr 18 02:02:02 2021  | Hide | Hide all
20210418_0152_rate.png
Attachment 3: 20210418_0150_tem.png  93 kB  Uploaded Sun Apr 18 02:02:15 2021  | Hide | Hide all
20210418_0150_tem.png
Attachment 4: 20210418_0150_bias.png  8 kB  Uploaded Sun Apr 18 02:02:38 2021  | Hide | Hide all
20210418_0150_bias.png
Attachment 5: 20210418_0407.png  8 kB  Uploaded Sun Apr 18 04:17:26 2021  | Hide | Hide all
20210418_0407.png
Attachment 6: 20210418_0409.png  79 kB  Uploaded Sun Apr 18 04:17:47 2021  | Hide | Hide all
20210418_0409.png
Attachment 7: 20210418_0411.png  54 kB  Uploaded Sun Apr 18 04:18:03 2021  | Hide | Hide all
20210418_0411.png
Attachment 8: 20210418_0413.png  18 kB  Uploaded Sun Apr 18 04:18:21 2021  | Hide | Hide all
20210418_0413.png
Attachment 9: 18042021_0722_AIDA.png  19 kB  Uploaded Sun Apr 18 06:28:52 2021  | Hide | Hide all
18042021_0722_AIDA.png
Attachment 10: 18042021_0615_rate.png  53 kB  Uploaded Sun Apr 18 06:29:21 2021  | Hide | Hide all
18042021_0615_rate.png
Attachment 11: 18042021_0616_temp.png  91 kB  Uploaded Sun Apr 18 06:29:38 2021  | Hide | Hide all
18042021_0616_temp.png
Attachment 12: 18042021_0620_bias.png  9 kB  Uploaded Sun Apr 18 06:29:49 2021  | Hide | Hide all
18042021_0620_bias.png
ELOG V3.1.4-unknown