AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40
  AIDA  ELOG logo
Entry  Mon Apr 20 06:53:24 2015, CG, TD, Progress 20th April + RPi procedure 7x
    Reply  Mon Apr 20 09:07:59 2015, CG, TD, Patrick Coleman-Smith, Progress 20th April + RPi procedure + reply 
       Reply  Mon Apr 20 09:38:15 2015, CG, TD, Patrick Coleman-Smith, Progress 20th April + RPi procedure + reply 
          Reply  Mon Apr 20 09:45:38 2015, CG, TD, Patrick Coleman-Smith, Progress 20th April + RPi procedure + reply ++  
Message ID: 60     Entry time: Mon Apr 20 09:38:15 2015     In reply to: 59     Reply to this: 61
Author: CG, TD, Patrick Coleman-Smith 
Subject: Progress 20th April + RPi procedure + reply 

Quote:

Quote:

20/04/15

1200: Complete all points on first part of check list, except checking the PSU voltages.

          System now in powered and has all network/HDMI cables attached.

1300: Connect RPi to power switch but when powered on it didn't find the switch. A reliable procedure to start seems to be...

  • connect USB power switch to RPI, make sure serial cable is disconnected from hub
  • power up RPi and power switch
  • check connection using dmesg, should see ...FT232RL for USB power switch on USB0
  • check connection from aidas1 by pinging RPi inet address 10.1.1.251
  • if good, Rly16 page should work from aidas1
  • connect serial cable, open PuTTY session, select AIDA console settings, open
  • should assign serial cable as USB1 an allow use of both the power switch and FEE console.

       Currently this all works, we can control the power switch both from the RPi and aidas1, and see the FEE console via PuTTY session.

1400: Powered on system and tried to set up DAQ but received error (attachment 1) when doing the initial system reset in Run Control.

          DAQ still usable for spectrum/temperature viewing, and all FEEs can be accessed to check ASIC control, but it seems timestamping will not be correct.

          Tried to perform manual ReSync from master timestamp window and received similar error (attachment 2).

1430: nnaida8 running quite hot (ASIC temp ~65oC) and ASIC temp on nnaida7+15 read as 0.00oC. Otherwise, from pulser/stats data, both seem to be working correctly.

          Unplugged power cable for nnaida7+8 at PSU end.

1600: Could timestamping issue originate from MACBs?

          In rebuilding AIDA MACB - > FEE cabling redone. Should it follow a particular pattern/tree?

          Current tree structure looks like (with MACB numbering going 1->11 L->R as you look at it):

                  MACB1 (setting: 0) ------- out 1: MACB2 (setting: 2) ---------- out 1: MACB3 (setting: 2) -> nnaida3+4, 11+12

                                     &nb sp;                                     &nb sp;                           ---------- out 2: MACB4 (setting: 3) -> nnaida19+20, 27+28

                                     &nb sp;                                     &nb sp;                           ---------- out 3: MACB5 (setting: 3) -> nniada1+2, 9+10

                                     &nb sp;                                     &nb sp;                           ---------- out 4: MACB6 (setting: 3) -> nnaida17+18, 25+26

                                     &nb sp;         --------- out 2: MACB7 (setting: 3) ---------- out 1: MACB8 (setting: 3) -> nnaida21+22, 29+30

                                     &nb sp;                                     &nb sp;                           ---------- out 2: MACB9 (setting: 3) -> nnaida7+8, 15+16

                                     &nb sp;                                     &nb sp;                           ---------- out 3: MACB10 (setting: 3) -> nnaida5+6, 13+14   -----> nnaida5 is the master and this comes from output2.

                                     &nb sp;                                     &nb sp;                           ---------- out 4: MACB11 (setting: 3) -> nnaida23+24, 31+32

          Patrick - Is this set up OK? Do certain FEEs need to receive the MACB signal from certain MACBs or just all at the same point in the tree?

                         Also, MACBs 2+3 are on setting 2 on the dial, whereas the others (except MACB1, the 'grandparent') are set to 3. It seems like a hard thing to change accidentally so are they supposed to be like this or should they all be on the same setting?

1630: Voltages to nnaida7+8 OK at PSU output (+6V, +6V, +6V, -6.5V, +8V). Issue with contact to cooling rack?

          With pulser input to all FEEs, only see pulser data in spectra for n-side (nnaida3+4, 7+8, 11+12, 15+16) FEEs. Other FEEs all show zero statistics.

 

 

 The MACB system of clock and SYNC pulse distribution does have to follow some rules. 

The Master needs to be in a very particular place. The rest are less important as long as they are all at the same level in the tree.

In the tree you report above and using the numbering you report. The Master should be in MACB3:out1. 

The settings you have shown are correct if the Master is placed correctly ...

I will input a separate Elog entry detailing the settings for the MACB and the rules for the tree.

Thanks

Regarding nnaida7+8. I agree the issue to tackle first is the cooling plate contact to the module. Where do they feature in the layout ?

Is the plate tightened up correctly ?

As far as I am aware this module/crate has not recently been opened so the 'contact' should be as good (or bad) as it ever was.

But it would, of course, bear checking.

Regarding the P side FEE64s ... sorry about this ... but is the P pulser working ... well i did  have to ask ;-

According to a DSO the positive and negative pulser inputs and cabling are OK

 

 

ELOG V3.1.4-unknown