AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40
  CARME  ELOG logo
Message ID: 238     Entry time: Tue Feb 22 16:09:08 2022
Author: David, Yury 
Subject: Current status 

Merger, Tape server (WS3) checks: DONE, writing ~1 1273kB/s, refreshing is fine

Leakage current (WS4): 3.46 uA , stable current

DAQ (WS2): temperature checked,

     - clock status:

Clock status test result: Passed 5, Failed 0

Understand status as follows
Status bit 3 : firmware PLL that creates clocks from external clock not locked
Status bit 2 : always logic '1'
Status bit 1 : LMK3200(2) PLL and clock distribution chip not locked to external clock
Status bit 0 : LMK3200(1) PLL and clock distribution chip not locked to external clock
If all these bits are not set then the operation of the firmware is unreliable

     -  adc calibration:

Calibration test result: Passed 5, Failed 0

If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module

   - white rabbit check:

         Base         Current     Difference
aida01 fault      0xc228 :      0xc272 :      74  
aida02 fault      0x5e98 :      0x5edf :      71  
aida03 fault      0x92d3 :      0x931d :      74  
aida04 fault      0x7a92 :      0x7adc :      74  
aida05 fault      0xedc0 :      0xedcc :      12  
White Rabbit error counter test result: Passed 0, Failed 5

Understand the status reports as follows:-
Status bit 3 : White Rabbit decoder detected an error in the received data
Status bit 2 : Firmware registered WR error, no reload of Timestamp
Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR

DAQ (WS2): everything ok

Online monitoring (WS 5): done

Attachment 1: 2022-02-22_17-13-41tape.png  120 kB  | Hide | Hide all
2022-02-22_17-13-41tape.png
Attachment 2: 2022-02-22_17-13-17mantab.png  127 kB  | Hide | Hide all
2022-02-22_17-13-17mantab.png
Attachment 3: 2022-02-22_17-11-46temp.png  23 kB  | Hide | Hide all
2022-02-22_17-11-46temp.png
Attachment 4: 2022-02-22_17-21-39xytotal.png  198 kB  | Hide | Hide all
2022-02-22_17-21-39xytotal.png
Attachment 5: 2022-02-22_17-21-09xyrate.png  176 kB  | Hide | Hide all
2022-02-22_17-21-09xyrate.png
Attachment 6: 2022-02-22_17-20-33extotl.png  161 kB  | Hide | Hide all
2022-02-22_17-20-33extotl.png
Attachment 7: 2022-02-22_17-20-10eytotl.png  161 kB  | Hide | Hide all
2022-02-22_17-20-10eytotl.png
Attachment 8: 2022-02-22_17-19-29spect.png  168 kB  | Hide | Hide all
2022-02-22_17-19-29spect.png
Attachment 9: 2022-02-22_17-18-46good.png  104 kB  | Hide | Hide all
2022-02-22_17-18-46good.png
Attachment 10: 2022-02-22_17-18-24adc.png  103 kB  | Hide | Hide all
2022-02-22_17-18-24adc.png
Attachment 11: 2022-02-22_17-17-53aidacorrel.png  102 kB  | Hide | Hide all
2022-02-22_17-17-53aidacorrel.png
Attachment 12: 2022-02-22_17-16-50moretempt.png  113 kB  | Hide | Hide all
2022-02-22_17-16-50moretempt.png
ELOG V3.1.4-unknown