AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40
  DESPEC  ELOG logo
Message ID: 256     Entry time: Wed Apr 21 06:56:42 2021
Author: MS 
Subject: Wednesday 21 April 08:00-12:00 2021 

8:00


 

    
Clock status test result: Passed 12, Failed 0

Understand status as follows
Status bit 3 : firmware PLL that creates clocks from external clock not locked
Status bit 2 : always logic '1' 
Status bit 1 : LMK3200(2) PLL and clock distribution chip not locked to external clock
Status bit 0 : LMK3200(1) PLL and clock distribution chip not locked to external clock
If all these bits are not set then the operation of the firmware is unreliable
 

FEE64 module aida01 failed
FEE64 module aida02 failed
FEE64 module aida03 failed
FEE64 module aida04 failed
FEE64 module aida05 failed
FEE64 module aida06 failed
FEE64 module aida07 failed
FEE64 module aida08 failed
FEE64 module aida09 failed
FEE64 module aida10 failed
FEE64 module aida11 failed
FEE64 module aida12 failed
Calibration test result: Passed 0, Failed 12

If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module

 

    
White Rabbit error counter test result: Passed 12, Failed 0

Understand the status reports as follows:-
Status bit 3 : White Rabbit decoder detected an error in the received data
Status bit 2 : Firmware registered WR error, no reload of Timestamp
Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR

 

             Base         Current         Difference
aida12 fault      0x0 :      0x15 :      21  
FPGA Timestamp error counter test result: Passed 11, Failed 1
If any of these counts are reported as in error
The ASIC readout system has detected a timeslip.
That is the timestamp read from the time FIFO is not younger than the last

 

    
Returned 0 0 0 0 0 0 0 0 0 0 0 0  
Mem(KB) :    4    8    16    32    64    128    256    512    1k    2k    4k
aida01 :     19      6      7      2      2      4      3      2      2      3      7   : 39596
aida02 :     25      3      2      1      1      3      2      3      2      3      7   : 39548
aida03 :     28      5      3      1      2      2      2      3      2      3      7   : 39528
aida04 :     27      6      2      2      2      4      2      4      2      3      7   : 40316
aida05 :      9      9      4      3      1      3      2      3      3      3      7   : 40652
aida06 :     21      7      6      1      2      2      4      2      2      3      7   : 39564
aida07 :     20      7      5      0      1      2      2      3      2      3      7   : 39448
aida08 :     21      5      4      1      1      2      3      3      2      3      7   : 39708
aida09 :      1      3      1      3      0      2      1      4      2      3      7   : 39564
aida10 :     20      6      3      2      1      2      3      3      2      3      7   : 39728
aida11 :     18      4      2      1      2      2      2      2      2      3      7   : 38952
aida12 :     19      8      7      1      1      2      3      3      2      3      7   : 39772

 

From the merger statistics during the night there have been 1355757 TS errors in aida12. Corrigan said they have been quiet since around 3am though.



10:00

Clock status test result: Passed 12, Failed 0

Understand status as follows
Status bit 3 : firmware PLL that creates clocks from external clock not locked
Status bit 2 : always logic '1' 
Status bit 1 : LMK3200(2) PLL and clock distribution chip not locked to external clock
Status bit 0 : LMK3200(1) PLL and clock distribution chip not locked to external clock
If all these bits are not set then the operation of the firmware is unreliable

 

    
FEE64 module aida01 failed
FEE64 module aida02 failed
FEE64 module aida03 failed
FEE64 module aida04 failed
FEE64 module aida06 failed
FEE64 module aida07 failed
FEE64 module aida08 failed
FEE64 module aida09 failed
FEE64 module aida10 failed
FEE64 module aida11 failed
FEE64 module aida12 failed
Calibration test result: Passed 1, Failed 11

If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module

 

    
White Rabbit error counter test result: Passed 12, Failed 0

Understand the status reports as follows:-
Status bit 3 : White Rabbit decoder detected an error in the received data
Status bit 2 : Firmware registered WR error, no reload of Timestamp
Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR

 

    
             Base         Current         Difference
aida12 fault      0x0 :      0x15 :      21  
FPGA Timestamp error counter test result: Passed 11, Failed 1
If any of these counts are reported as in error
The ASIC readout system has detected a timeslip.
That is the timestamp read from the time FIFO is not younger than the last

 

    
Returned 0 0 0 0 0 0 0 0 0 0 0 0  
Mem(KB) :    4    8    16    32    64    128    256    512    1k    2k    4k
aida01 :     15      7      6      2      1      4      3      2      2      3      7   : 39508
aida02 :      1      2      1      0      1      2      2      4      2      3      7   : 39780
aida03 :     23      8      2      0      1      3      2      3      2      3      7   : 39548
aida04 :     23      9      1      2      3      3      2      4      2      3      7   : 40244
aida05 :     14      7      2      2      4      3      2      3      1      4      7   : 40784
aida06 :     18      5      5      2      2      2      3      3      2      3      7   : 39808
aida07 :     27      4      3      2      2      3      3      2      2      3      7   : 39420
aida08 :     23      6      3      2      2      2      3      3      2      3      7   : 39804
aida09 :     18      4      6      3      2      4      3      2      2      3      7   : 39592
aida10 :      6      9      5      3      2      3      2      3      2      3      7   : 39696
aida11 :     16      4      1      2      3      4      1      3      2      3      7   : 39536
aida12 :     18      5      7      1      0      3      3      3      2      3      7   : 39808

 

10:22

NH Noticed that the ASIC clocks had not been synchronised following the last AIDA restart. - attachment 7
As the beam is having issues they are not currently recording
I have now synchronised the ASIC clocks.
All ADC are now calibrated

 

11:06

Used the beam off time to change the drive writing to. Now writing to /media/ThirdDrive/TapeData/S460/R50

11:10

Beam is back they will start writing to file again


12:00

    
Clock status test result: Passed 12, Failed 0

Understand status as follows
Status bit 3 : firmware PLL that creates clocks from external clock not locked
Status bit 2 : always logic '1' 
Status bit 1 : LMK3200(2) PLL and clock distribution chip not locked to external clock
Status bit 0 : LMK3200(1) PLL and clock distribution chip not locked to external clock
If all these bits are not set then the operation of the firmware is unreliable

 

    
Calibration test result: Passed 12, Failed 0

If any modules fail calibration , check the clock status and open the FADC Align and Control browser page to rerun calibration for that module

 

    
White Rabbit error counter test result: Passed 12, Failed 0

Understand the status reports as follows:-
Status bit 3 : White Rabbit decoder detected an error in the received data
Status bit 2 : Firmware registered WR error, no reload of Timestamp
Status bit 0 : White Rabbit decoder reports uncertain of Timestamp information from WR

 

    
             Base         Current         Difference
aida12 fault      0x0 :      0x17 :      23  
FPGA Timestamp error counter test result: Passed 11, Failed 1
If any of these counts are reported as in error
The ASIC readout system has detected a timeslip.
That is the timestamp read from the time FIFO is not younger than the last

 

    
Returned 0 0 0 0 0 0 0 0 0 0 0 0  
Mem(KB) :    4    8    16    32    64    128    256    512    1k    2k    4k
aida01 :     20      5      5      1      1      4      2      3      2      3      7   : 39720
aida02 :     16      8      4      1      0      2      1      4      2      3      7   : 39648
aida03 :      9      7      3      2      3      3      2      3      2      3      7   : 39692
aida04 :      8      7      5      2      3      5      3      2      2      3      7   : 39720
aida05 :     20      5      3      4      2      3      3      3      2      3      7   : 39976
aida06 :     25      8      0      3      1      2      3      3      2      3      7   : 39748
aida07 :     24      8      4      2      3      3      2      3      2      3      7   : 39776
aida08 :     22      9      0      2      2      2      3      3      2      3      7   : 39776
aida09 :      1      4      4      3      2      3      2      3      2      3      7   : 39620
aida10 :     13      4      4      3      2      3      1      3      2      3      7   : 39412
aida11 :      2      3      1      1      3      4      2      2      2      3      7   : 39184
aida12 :     16     10      7      2      1      3      1      3      2      3      7   : 39424

 

Attachment 1: Screenshot_2021-04-21_Statistics_aidas-gsi.png  96 kB  Uploaded Wed Apr 21 08:09:20 2021  | Hide | Hide all
Screenshot_2021-04-21_Statistics_aidas-gsi.png
Attachment 2: Screenshot_2021-04-21_Temperature_and_status_scan_aidas-gsi.png  125 kB  Uploaded Wed Apr 21 08:09:34 2021  | Hide | Hide all
Screenshot_2021-04-21_Temperature_and_status_scan_aidas-gsi.png
Attachment 3: 46.png  12 kB  Uploaded Wed Apr 21 08:10:02 2021  | Hide | Hide all
46.png
Attachment 4: Screenshot_2021-04-21_Statistics_aidas-gsi(1).png  97 kB  Uploaded Wed Apr 21 10:04:48 2021  | Hide | Hide all
Screenshot_2021-04-21_Statistics_aidas-gsi(1).png
Attachment 5: Screenshot_2021-04-21_Temperature_and_status_scan_aidas-gsi(1).png  124 kB  Uploaded Wed Apr 21 10:05:05 2021  | Hide | Hide all
Screenshot_2021-04-21_Temperature_and_status_scan_aidas-gsi(1).png
Attachment 6: 47.png  12 kB  Uploaded Wed Apr 21 10:05:31 2021  | Hide | Hide all
47.png
Attachment 7: Capture.PNG  71 kB  Uploaded Wed Apr 21 10:25:15 2021  | Hide | Hide all
Capture.PNG
Attachment 8: Screenshot_2021-04-21_Temperature_and_status_scan_aidas-gsi(2).png  124 kB  Uploaded Wed Apr 21 12:12:49 2021  | Hide | Hide all
Screenshot_2021-04-21_Temperature_and_status_scan_aidas-gsi(2).png
Attachment 9: Screenshot_2021-04-21_Statistics_aidas-gsi(2).png  96 kB  Uploaded Wed Apr 21 12:13:05 2021  | Hide | Hide all
Screenshot_2021-04-21_Statistics_aidas-gsi(2).png
Attachment 10: 48.png  12 kB  Uploaded Wed Apr 21 12:13:22 2021  | Hide | Hide all
48.png
ELOG V3.1.4-unknown