AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40 MONNET
  DESPEC, Last 8 days  ELOG logo
ID Date Author Subject
  749   Mon Apr 20 11:05:00 2026 TDSaturday 18 April 2026
Check of cooling water flow
- pressure (c. 7bar) and temperature (c. 20 deg C, above local dew point) at entrance to S4 OK - attachment 1
- USB-controlled ac mains relay - water flow/local humidity interlock OK (yellow LED)
- can feel flow in FEE64 coolant pipework


Disconnect ribbon cabling from snout to FEE64 adaptor PCB 

Note FEE64 aida16 uses rev A adaptor PCB *without* grounding (expected to be noisy but OK for test purposes)

FEE64 power ON


Attachment 2 - FEE64 temperatures OK 

Attachments 3-6 - System wide checks OK *except* aida02 WR timestamp/FPGA warnings (not a problem)

Attachment 7 - WR timestamps OK
               Note PC with PEXARIA5 PCI card for AIDA WR timestamp data (to 'root' MACB input) was restarted but BuTIS input not available so WR data shows time from zero/power up *not* UNIX epoch time

Attachment 8 - ASIC settings 2025Jun14-15.00.09 restored
               

BNC PB-5 settings 

Amplitude 1.0V or 2.0V
Attenuation x1
t_r 50ns
tau_d 1ms
Polarity + (p+n FEE64s) or - (n+n FEE64s)
Frequency 50Hz


n+n FEE64s

Attachment 9 - per FEE64 Rate spectra
Attachment 10 - ADC data item statistics
Attachments 11-13 - per n+n FEE64 1.8.L and 1.8.W spectra (20us FSR)
                    aida02 pulser peak width 16ch FWHM (11keV FWHM)
                    note common x and y scaling
                    with zero input load (capacitance and leakage current) expect pulser peak widths c. 10-15ch FWHM (c. 7-11keV FWHM)

p+n FEE64s

Attachment 14 - per FEE64 Rate spectra
                aida16 asic#2 u/s?
Attachments 15-17 - per p+n FEE64 1.8.L and 1.8.W spectra (20us FSR)
                    aida09 pulser peak width 16ch FWHM (11keV FWHM)
                    note common x and y scaling
                    with zero input load (capacitance and leakage current) expect pulser peak widths c. 10-15ch FWHM (c. 7-11keV FWHM)
                    aida16 spectra noisy as expected


FEE64 power OFF


Switch config to 6x FEE64s (DSSSD#1 p+n FEE64s)


FEE64 power ON

Attachment 18 - FEE64 temperatures OK

Attachments 19-23 - system wide checks OK except ADC calibration due to ASIC synchronisation - need to re-run ADC calibration as usual

Attachment 24 - WR timestamps OK 

Attachment 25 - ASIC settings saved 2026Apr18-15.26.25

Attachment 26 - ADC data item stats OK *except* aida16 asic#2 u/s?

Attachment 27 - per FEE64 Rate spectra

Attachment 28 - per p+n FEE64 1.8.L spectra 
                aida10 pulser peak width 15 ch FWHM (10.5keV FWHM)
                note common x and y scale

Attachment 29 - ADC calibration OK

Attachments 30-32 - per p+n FEE64 1.8.W specra (20us FSR)
                    note AD9222 octal, 14 bit, 50MSPS ADC +/-1V input => 1LSB = 122uV


FEE64 power OFF

Mechanical check of all FEE64 and MCB HDMI connectors - all OK
Attachment 1: 20260418_064226.jpg
20260418_064226.jpg
Attachment 2: Screenshot_from_2026-04-18_10-05-50.png
Screenshot_from_2026-04-18_10-05-50.png
Attachment 3: Screenshot_from_2026-04-18_10-06-24.png
Screenshot_from_2026-04-18_10-06-24.png
Attachment 4: Screenshot_from_2026-04-18_10-06-30.png
Screenshot_from_2026-04-18_10-06-30.png
Attachment 5: Screenshot_from_2026-04-18_10-06-35.png
Screenshot_from_2026-04-18_10-06-35.png
Attachment 6: Screenshot_from_2026-04-18_10-06-42.png
Screenshot_from_2026-04-18_10-06-42.png
Attachment 7: Screenshot_from_2026-04-18_10-06-17.png
Screenshot_from_2026-04-18_10-06-17.png
Attachment 8: Screenshot_from_2026-04-18_10-06-57.png
Screenshot_from_2026-04-18_10-06-57.png
Attachment 9: Screenshot_from_2026-04-18_10-07-28.png
Screenshot_from_2026-04-18_10-07-28.png
Attachment 10: Screenshot_from_2026-04-18_10-05-33.png
Screenshot_from_2026-04-18_10-05-33.png
Attachment 11: Screenshot_from_2026-04-18_10-03-00.png
Screenshot_from_2026-04-18_10-03-00.png
Attachment 12: Screenshot_from_2026-04-18_10-03-14.png
Screenshot_from_2026-04-18_10-03-14.png
Attachment 13: Screenshot_from_2026-04-18_10-04-32.png
Screenshot_from_2026-04-18_10-04-32.png
Attachment 14: Screenshot_from_2026-04-18_10-15-49.png
Screenshot_from_2026-04-18_10-15-49.png
Attachment 15: Screenshot_from_2026-04-18_10-11-57.png
Screenshot_from_2026-04-18_10-11-57.png
Attachment 16: Screenshot_from_2026-04-18_10-13-44.png
Screenshot_from_2026-04-18_10-13-44.png
Attachment 17: Screenshot_from_2026-04-18_10-13-56.png
Screenshot_from_2026-04-18_10-13-56.png
Attachment 18: Screenshot_from_2026-04-18_15-28-13.png
Screenshot_from_2026-04-18_15-28-13.png
Attachment 19: Screenshot_from_2026-04-18_15-37-23.png
Screenshot_from_2026-04-18_15-37-23.png
Attachment 20: Screenshot_from_2026-04-18_15-37-28.png
Screenshot_from_2026-04-18_15-37-28.png
Attachment 21: Screenshot_from_2026-04-18_15-37-43.png
Screenshot_from_2026-04-18_15-37-43.png
Attachment 22: Screenshot_from_2026-04-18_15-37-46.png
Screenshot_from_2026-04-18_15-37-46.png
Attachment 23: Screenshot_from_2026-04-18_15-38-08.png
Screenshot_from_2026-04-18_15-38-08.png
Attachment 24: Screenshot_from_2026-04-18_15-37-16.png
Screenshot_from_2026-04-18_15-37-16.png
Attachment 25: Screenshot_from_2026-04-18_15-38-31.png
Screenshot_from_2026-04-18_15-38-31.png
Attachment 26: Screenshot_from_2026-04-18_15-39-31.png
Screenshot_from_2026-04-18_15-39-31.png
Attachment 27: Screenshot_from_2026-04-18_15-42-14.png
Screenshot_from_2026-04-18_15-42-14.png
Attachment 28: Screenshot_from_2026-04-18_15-43-21.png
Screenshot_from_2026-04-18_15-43-21.png
Attachment 29: Screenshot_from_2026-04-18_15-46-10.png
Screenshot_from_2026-04-18_15-46-10.png
Attachment 30: Screenshot_from_2026-04-18_15-48-24.png
Screenshot_from_2026-04-18_15-48-24.png
Attachment 31: Screenshot_from_2026-04-18_15-48-33.png
Screenshot_from_2026-04-18_15-48-33.png
Attachment 32: Screenshot_from_2026-04-18_16-28-53.png
Screenshot_from_2026-04-18_16-28-53.png
ELOG V3.1.3-7933898