AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40
  AIDA  ELOG logo
Message ID: 419     Entry time: Thu Nov 3 17:42:37 2016
Author: TD, CG, DK 
Subject: Friday 4 November 
00.40-02.30 Discussion with PJCS
 
      Confirm both NIM bin voltages OK

      Move master MACB to lower NIM bin (with BNC PB_4, Ortec 433, 2x CAEN N1419B, 1x CAEN N1419)
       successful ReSYNC
       system-wide checks clock test fails from zero to all of the following FEE64s - nnaida7, 8, 15 & 16
       SYNC count test OK *except* nnaida19 which has greater number of SYNC pulses
       online analysis indicates nnaida19 ADC data not synchronised with other FEE64s by ~200ms

      Replace master MACB rev B mode 0 with MACB module #13 mode 5 (external clock 50MHz TTL)
      Move MACB module 2 from upper NIM bin to lower NIM bin
      Swap nnaida19/port1 <-> nnaida20/port2 

      Power cycle FEE64s and restart
      System wide checks fail - see attachments 1-4

      Re-seat HDMI cabling master MACB -> MACB modules 3-6
      System wide checks fail - see attachments 7-10

      Swap ports of 2x HDMI cables from master MACB
      Power cycle FEE64s
      Re_SYNC & system wide checks fail - see attachments 11-15

10.20 ReSYNC fails for all TS_SYNC_PHASE settings 0-3

      DK checks MACB mode settings
      master -> 5
      module #2 2
      module #3 2
      modules #4-11 3

      Check HDMI cable seating nnaida6 to master MACB

      No change - ReSYNC fails, system wide checks fail as before

      Per PJCS e-mail check MACB settings per https://elog.ph.ed.ac.uk/AIDA/258
      and change MACB module # 7 from mode 3 to mode 2. MACB settings are now

      MACB #  1  2  3  4  5  6  7  8  9 10 11      spare 1   spare 2
      Mode    5  2  3  3  3  3  2  3  3  3  3
      Rev B      y  y                              50MHz?    y

      *BUT* remember the system has been in the previous state since Elog 258
      abd has been working OK

      No change - ReSYNC fails, system wide checks fail as before

      Check 50MHz TTL external clock signal and observe transients and width changes
      in clock signal - see attachment 16
      This may not be *the* explanation of current problems but I doubt the the hardware
      will be 'happy' with it either

      JAR cycles NIM signal through NIM-TTL signal converter several times to produce
      better (no transients or width changes) clock signal with c. 3.2V amplitude

      Power cycle and restart FEE64s
      No change - ReSYNC and system wide checks fail - see attachments 17-21

12.40 Re-checked HDMI cabling 
      found master MACB port 1 -> MACB #7 next, port 2 -> MACB #3 next
      change to master MACB port 1 -> MACB #3 next, port 2 -> MACB #7 next
      Power cycle FEE64s

      ReSYNC partial failure (left side OK, right side of tree fails), system wide checks fail - see attachments
22-26

13.05 Swap HDMI cables from master MACB to parents, i.e. HDMI cable master port 1 to MACB #3 next
      changes to master port 2 to MACB #7 next 

      ReSYNC and system wide checks fail - see attachments 30-34
      
Attachment 1: 30.png  180 kB  | Hide | Hide all | Show all
30.png
Attachment 2: 31.png  179 kB  | Show | Hide all | Show all
Attachment 3: 32.png  227 kB  | Hide | Hide all | Show all
32.png
Attachment 4: 34.png  211 kB  | Hide | Hide all | Show all
34.png
Attachment 5: 200.png  306 kB  | Hide | Hide all | Show all
200.png
Attachment 6: 201.png  303 kB  | Hide | Hide all | Show all
201.png
Attachment 7: 40.png  169 kB  | Hide | Hide all | Show all
40.png
Attachment 8: 41.png  177 kB  | Show | Hide all | Show all
Attachment 9: 42.png  228 kB  | Hide | Hide all | Show all
42.png
Attachment 10: 43.png  215 kB  | Hide | Hide all | Show all
43.png
Attachment 11: 50.png  256 kB  | Hide | Hide all | Show all
50.png
Attachment 12: 51.png  156 kB  | Hide | Hide all | Show all
51.png
Attachment 13: 52.png  178 kB  | Hide | Hide all | Show all
52.png
Attachment 14: 53.png  148 kB  | Hide | Hide all | Show all
53.png
Attachment 15: 54.png  202 kB  | Hide | Hide all | Show all
54.png
Attachment 16: IMG_20161104_105755.jpg  2.425 MB  Uploaded Fri Nov 4 02:13:51 2016  | Hide | Hide all | Show all
IMG_20161104_105755.jpg
Attachment 17: 10.png  343 kB  Uploaded Fri Nov 4 02:53:17 2016  | Hide | Hide all | Show all
10.png
Attachment 18: 11.png  154 kB  Uploaded Fri Nov 4 02:53:17 2016  | Show | Hide all | Show all
Attachment 19: 12.png  179 kB  Uploaded Fri Nov 4 02:53:17 2016  | Hide | Hide all | Show all
12.png
Attachment 20: 13.png  149 kB  Uploaded Fri Nov 4 02:53:17 2016  | Show | Hide all | Show all
Attachment 21: 14.png  204 kB  Uploaded Fri Nov 4 02:53:17 2016  | Show | Hide all | Show all
Attachment 22: 1.png  12 kB  Uploaded Fri Nov 4 02:56:33 2016  | Hide | Hide all | Show all
1.png
Attachment 23: 2.png  12 kB  Uploaded Fri Nov 4 02:56:33 2016  | Hide | Hide all | Show all
2.png
Attachment 24: 20.png  321 kB  Uploaded Fri Nov 4 04:00:35 2016  | Hide | Hide all | Show all
20.png
Attachment 25: 21.png  319 kB  Uploaded Fri Nov 4 04:00:35 2016  | Hide | Hide all | Show all
21.png
Attachment 26: 22.png  201 kB  Uploaded Fri Nov 4 04:00:35 2016  | Hide | Hide all | Show all
22.png
Attachment 27: 23.png  225 kB  Uploaded Fri Nov 4 04:00:35 2016  | Hide | Hide all | Show all
23.png
Attachment 28: 24.png  210 kB  Uploaded Fri Nov 4 04:00:35 2016  | Hide | Hide all | Show all
24.png
Attachment 29: 30.png  348 kB  Uploaded Fri Nov 4 04:09:48 2016  | Hide | Hide all | Show all
30.png
Attachment 30: 31.png  201 kB  Uploaded Fri Nov 4 04:09:48 2016  | Hide | Hide all | Show all
31.png
Attachment 31: 33.png  228 kB  Uploaded Fri Nov 4 04:09:48 2016  | Hide | Hide all | Show all
33.png
Attachment 32: 34.png  214 kB  Uploaded Fri Nov 4 04:09:48 2016  | Hide | Hide all | Show all
34.png
ELOG V3.1.4-unknown