AIDA GELINA BRIKEN nToF CRIB ISOLDE CIRCE nTOFCapture DESPEC DTAS EDI_PSA 179Ta CARME StellarModelling DCF K40
  CARME, Page 3 of 35  ELOG logo
ID Date Authordown Subject
  378   Sun Aug 14 06:50:58 2022 TD, JMSunday 14 August
07.51 DAQ continues files 22Feb/R97

      ASIC settings 2022Jan31-11-52-00
       slow comparator 0x64

      EG&G Ortec 448 Pulser OFF

      All system wide checks OK

Attachment 1 - ADC data item stats

Attachment 2 - FEE64 temps OK

Attachments 3 & 4, 8 & 9 - per FEE64 1.8.W spectra 20us FSR and 200us FSR

Attachments 5 & 6 - per FEE64 1.8.L spectra

Attachment 7 - per FEE64 stat spectra

Leakage current remains 8.36 uA, 100V. 

Bias power OFF, SIP ion pump power back ON. NIM crate powered off. Motors pi and nnrpi1 still on for remote access. 
Compressed air off, water off. Fee relay power off and power cable disconnected. Motors box off. Safety pin for motors reinserted. 

Checked cable harnesses at cryring. 2 good short sections found and left with boxes in cryring. 2 damaged long sections (bad pin and broken ceramic) taken to repair in 
Edinburgh.
Attachment 1: 60.PNG
60.PNG
Attachment 2: 59.PNG
59.PNG
Attachment 3: 58.PNG
58.PNG
Attachment 4: 57.PNG
57.PNG
Attachment 5: 56.PNG
56.PNG
Attachment 6: 55.PNG
55.PNG
Attachment 7: 54.PNG
54.PNG
Attachment 8: 61.PNG
61.PNG
Attachment 9: 62.png
62.png
Attachment 10: 20220814_091209.jpg
20220814_091209.jpg
  480   Mon Jan 29 15:32:08 2024 TD, JMMonday 29 January contd.
Test + and test - daisy chain cabling extended from DSSSD #1 to #2 to DSSSD #1 to DSSSD #4
 terminated by 50 Ohm at end of daisy chain

Grounding cabling extended from DSSSD #1 ( only ) to DSSSD #1 to DSSSD #4
 grounding cables daisy-chained between 4x adaptor PCBs of each DSSSD - no inter-DSSSD grounding cables

DSSSD#1 bias cable SHV-Lemo 00.250 ( to p+n bias adaptor PCB )
DSSSD#2 - DSSSD #4 bias cables SHV - 2x Lemo 00.250 ( to p+n/n+n bias adaptor PCBs )

LK1 fitted for DSSSD #1 & #2 n+n Ohmic side bias adaptor PCBs
LK2 not fitted on any adaptor PCBs? to be checked

CAEN N1419ET internal jumper fitted ( non-floating outputs )? to be checked

16.54 DSSSD bias OK - see attachment 1

      FEE64 temperatures - attachment 2
       aida06 ASIC temp low

      System wide checks and WR - attachments 3-6
       global clock status aid04 0x6, aida06 0x4
       multiple FPGA timestamp and WR decoder errors for MACBs 4 and 5 ( of 5 )

       WR timestamps OK for aida01-aida08 ( w/ MACB firmware version 04/20 )

     ADC data item stats - attachment 7
      all rates consistent with 50Hz pulser *except* 
       aida11 global clock fail
       aida07 no boot
       aida16 no power
       aida06 ? 
       aida15 faulty asic #2

     per FEE64 Rate spectra - attachment 8

     per p+n and n+n FEE64 1.8.L spectra - attachments 9-12
      Pulser peak width p+n side 52 ch FWHM ( aida12 ), n+n side 70 ch FWHM ( aida14 )

     per p+n and n+n 1.8.W spectra - 20us FSR - attachments 13-16
Attachment 1: Screenshot_from_2024-01-29_16-54-37.png
Screenshot_from_2024-01-29_16-54-37.png
Attachment 2: Screenshot_from_2024-01-29_16-56-12.png
Screenshot_from_2024-01-29_16-56-12.png
Attachment 3: Screenshot_from_2024-01-29_16-55-07.png
Screenshot_from_2024-01-29_16-55-07.png
Attachment 4: Screenshot_from_2024-01-29_16-55-24.png
Screenshot_from_2024-01-29_16-55-24.png
Attachment 5: Screenshot_from_2024-01-29_16-55-39.png
Screenshot_from_2024-01-29_16-55-39.png
Attachment 6: Screenshot_from_2024-01-29_16-55-53.png
Screenshot_from_2024-01-29_16-55-53.png
Attachment 7: Screenshot_from_2024-01-29_16-59-13.png
Screenshot_from_2024-01-29_16-59-13.png
Attachment 8: Screenshot_from_2024-01-29_17-03-10.png
Screenshot_from_2024-01-29_17-03-10.png
Attachment 9: Screenshot_from_2024-01-29_17-05-44.png
Screenshot_from_2024-01-29_17-05-44.png
Attachment 10: Screenshot_from_2024-01-29_17-06-15.png
Screenshot_from_2024-01-29_17-06-15.png
Attachment 11: Screenshot_from_2024-01-29_17-08-53.png
Screenshot_from_2024-01-29_17-08-53.png
Attachment 12: Screenshot_from_2024-01-29_17-09-23.png
Screenshot_from_2024-01-29_17-09-23.png
Attachment 13: Screenshot_from_2024-01-29_17-11-01.png
Screenshot_from_2024-01-29_17-11-01.png
Attachment 14: Screenshot_from_2024-01-29_17-11-39.png
Screenshot_from_2024-01-29_17-11-39.png
Attachment 15: Screenshot_from_2024-01-29_17-12-26.png
Screenshot_from_2024-01-29_17-12-26.png
Attachment 16: Screenshot_from_2024-01-29_17-13-06.png
Screenshot_from_2024-01-29_17-13-06.png
ELOG V3.1.4-unknown