 Tue Apr 9 08:37:47 2024, TD, Tuesday 9 April 16x
|
09.36 Cooling water temperature and flow OK
FEE64 power ON
|
|
Mon Apr 8 16:39:00 2024, JB, CC, TD, Monday 8 April 11x
|
17.32 Power and detector bias cycle
|
|
Mon Apr 8 11:18:19 2024, TD, S505 offline analysis data file R3_150
|
DRG quotes ( from Elog ) S505 FEE64 configuration as
|
|
Mon Apr 8 10:23:16 2024, TD, JB, AIDA Noise optimisation 30x
|
In the morning we reinstalled FEE64s aida06, aida13, aida07. The rails of the FEE64 boards were found to be incorrect (that of the rails that were used
in CARME).
After replacing the rails on the abovementioned FEE64s we powercycled AIDA and found the following results in the histograms and statistics. |
|
Sun Apr 7 18:13:56 2024, TD, Sunday 7 April contd. 6x
|
19.10 CAEN N1419ET LK fitted
power cycle
|
|
Sun Apr 7 13:08:52 2024, TD, FEE64 configuration
|
FEE64 configuration per https://elog.gsi.de/despec/S100/6
Configuration: Wide - 16 FEEs, 2 DSSD
|
|
Sun Apr 7 12:16:27 2024, TD, aida06 system console log
|
ISOL Version 1.00 Date 9th January 2017
Flash base address=FC000000
Set Flash to ASync Mode
|
|
Sun Apr 7 12:02:23 2024, TD, Sunday 7 April 46x
|
13.00 Cooling water temperature and flow OK - attachment 1
|
|
Wed Apr 3 13:02:19 2024, NH, Merger for 16 FEEs
|
Changed /MIDAS/Linux/startup/NewMerger
Change parameters -i and -l in master64 to 16 for 16 FEEs
|
|
Wed Apr 3 12:42:57 2024, NH, Report aida02 WR errors
|
The WR error counter for aida02 seems to consantly rise
Tried reseating cable on both ends, no change
However clock status passed, aida02 has a correct WR timestamp and no FIFO/PLL errors seen |
|
Wed Apr 3 12:09:47 2024, NH, Report - aida06 frequently fails to boot first time (PHY error)
|
When booting up AIDA aida06 usually crashes the first time, it fails to get IP from DHCP
After 180 seconds it reboots and seems to connect fine
Log file attached, key part (to me) is this: |
|
Tue Apr 2 18:37:21 2024, TD, S505 ADC offsets
|
S505 ADC offsets using pulser walkthrough data from data file R1
|
|
Tue Apr 2 12:36:25 2024, JB, CC, NH, Installing FEE64s of DSSSD2 cont.
|
Some additional checks
- check 'top hat' electrical isolators are correctly installed at each of the 4x mounting points of the AIDA snout
assembly |
|
Wed Mar 27 14:22:35 2024, JB, NH, Installing FEE64s of DSSSD2 14x
|
Mounted on frame:
DSSD 1 (Upstream) : 3208-2/3208-5/3208-8
DSSD 2 (Downstream): 3208-3/3208-21/3208-22 |
 Thu Mar 28 09:18:53 2024, TD, Installing FEE64s of DSSSD2
|
Some additional checks
- check 'top hat' electrical isolators are correctly installed at each of the 4x mounting points of the AIDA snout assembly
- check snout is electrically isolated with respect to AIDA support assembly/stand, bPlas PCBs/cabling/ground/drain wires and BB7 |
|
Tue Mar 26 18:56:03 2024, TD, USB-controlled ac mains relay interlock box - wiring
|
Sensor ( 4 pins )
|
|
Tue Mar 26 10:32:05 2024, NH, JB, Tue 26 March 9x
|
Taken 4 FEE64s from CRYRING (the 4 easiest to access)
41:d8:2b
41:f6:5a
|
|
Fri Mar 22 08:31:39 2024, TD, Friday 22 March 39x
|
09.30 Systems check
|
|
Fri Mar 22 08:29:55 2024, TD, Anydesk restarted remotely
|
Anydesk restarted remotely per https://elog.ph.ed.ac.uk/CARME/489
Anydesk address now restored to 832827869 |
|
Thu Mar 21 15:41:49 2024, NH, AM, MP, CC, Thu Mar 21 6x
|
Fig 1-3: Noise situation at real thresholds (0xa p+n, 0xf n+n)
Fig 4-6: After AM and MP turn off Mesytec Preamps
|
|
Fri Mar 22 08:22:43 2024, NH, AM, MP, CC, Thu Mar 21
|
> Fig 1-3: Noise situation at real thresholds (0xa p+n, 0xf n+n)
>
> Fig 4-6: After AM and MP turn off Mesytec Preamps
|
|
Fri Mar 22 07:34:54 2024, NH, JB, Au Beam
|
| |